SBAU435 February 2024 ADS127L18
Figure 3-4 shows the fully differential amplifier circuit (THS4551) that drives each of the ADC input channels 0 through 7. All input channel configurations are identical but only channel 0 is shown. The input signal applied to J11 (Ch0P) and J9 (Ch0N) must be a low-distortion differential signal. The common-mode output for the amplifier is controlled by pin 7 on U10 (VOCM). The common-mode signal is set by the data converter (pin 46, VCM). The output of the amplifier connects to an RC filter that connects to the ADC input (R84, R88, C40, C38, and C41). The amplified configuration has several do-not-populate (DNP) components. These components provide flexibility, but are not required for good performance. The amplifier power supplies are connected to the AVDD and AVSS supplies that are also used for the ADC.