SBOU024C august 2004 – july 2023 PGA309
The coarse offset adjust is implemented before the Front-End PGA gain to allow for maximum dynamic range. Many bridge sensors have initial offsets comparable to their maximum scale outputs. The coarse offset adjust can be applied as positive or negative. It is implemented in a 4-bit DAC + sign and contains 14 positive selections, 14 negative selections, and zero.
The resolution in either the positive or negative range is VREF/1200. For a +5V reference, this translates to 4.2mV steps. Figure 2-4 depicts the PGA309 with the gain settings used for the example bridge sensor application detailed in Section 2.1, Gain Scaling.
The conversion of the bridge initial differential offset plus its common-mode to the differential plus common-mode voltage source model is shown in Figure 2-4 for an initial bridge sensor offset of −34mV (VINP – VINN). Conceptually, this divides into two 17mV offset voltages with polarities as shown. If the coarse offset adjust is set for +34mV offset (VINP – VINN), then the initial bridge offset is canceled exactly. Any residual initial bridge offset not canceled by the coarse offset adjust will be gained up by the Front-End PGA gain and needs to be accounted for when setting the fine offset adjust by using the Zero DAC.
The coarse offset adjust is set by Register 4 bits (4:0), with bit 4 determining the coarse offset polarity as negative for a ‘1’ and positive for a ‘0’. The internal architecture of the coarse offset adjust does yield duplicate digital codes for both −7(VREF)(0.85e−3) and +7(VREF)(0.85e–3). See Section 6.2.5, Register 4, for a complete mapping of the coarse offset adjust settings.
The fine offset adjust is set by the Zero DAC. The Zero DAC setting is gained by the Gain DAC and the Output Amplifier gain and is referred-to-output (RTO). The Zero DAC is a unipolar, 16-bit DAC, with its reference being the VREF setting of the PGA309. The range of the Zero DAC is ensured to be linear from 2%VREF to 98%VREF, for VREF = +5V (for VREF < +5V, the upper end of the Zero DAC range can extend to VREF). The Zero DAC analog range is 0.1V ≤ Zero DAC analog range ≤ (VSA − 0.1V). The Zero DAC programming range is 0V ≤ Zero DAC programming range ≤ VREF. The data format is 16-bit unsigned. Register 1 bits (15:0) are used for the Zero DAC setting.