SBVS298B September   2017  – July 2018 TPS7A53-Q1

PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
    1.     Device Images
      1.      Powering RF Components
      2.      Output Voltage Noise vs Frequency and Output Voltage
  4. Revision History
  5. Pin Configuration and Functions
    1.     Pin Functions
  6. Specifications
    1. 6.1 Absolute Maximum Ratings
    2. 6.2 ESD Ratings
    3. 6.3 Recommended Operating Conditions
    4. 6.4 Thermal Information
    5. 6.5 Electrical Characteristics
    6. 6.6 Typical Characteristics
  7. Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Voltage Regulation Features
        1. 7.3.1.1 DC Regulation
        2. 7.3.1.2 AC and Transient Response
      2. 7.3.2 System Start-Up Features
        1. 7.3.2.1 Programmable Soft Start (NR/SS Pin)
        2. 7.3.2.2 Internal Sequencing
          1. 7.3.2.2.1 Enable (EN)
          2. 7.3.2.2.2 Undervoltage Lockout (UVLO) Control
          3. 7.3.2.2.3 Active Discharge
        3. 7.3.2.3 Power-Good Output (PG)
      3. 7.3.3 Internal Protection Features
        1. 7.3.3.1 Foldback Current Limit (ICL)
        2. 7.3.3.2 Thermal Protection (Tsd)
    4. 7.4 Device Functional Modes
      1. 7.4.1 Regulation
      2. 7.4.2 Disabled
      3. 7.4.3 Current Limit Operation
  8. Application and Implementation
    1. 8.1 Application Information
      1. 8.1.1  Recommended Capacitor Types
        1. 8.1.1.1 Input and Output Capacitor Requirements (CIN and COUT)
        2. 8.1.1.2 Noise-Reduction and Soft-Start Capacitor (CNR/SS)
        3. 8.1.1.3 Feed-Forward Capacitor (CFF)
      2. 8.1.2  Soft Start and Inrush Current
      3. 8.1.3  Optimizing Noise and PSRR
      4. 8.1.4  Charge Pump Noise
      5. 8.1.5  Current Sharing
      6. 8.1.6  Adjustable Operation
      7. 8.1.7  Power-Good Operation
      8. 8.1.8  Undervoltage Lockout (UVLO) Operation
      9. 8.1.9  Dropout Voltage (VDO)
      10. 8.1.10 Device Behavior During Transition From Dropout Into Regulation
      11. 8.1.11 Load Transient Response
      12. 8.1.12 Reverse Current Protection Considerations
      13. 8.1.13 Power Dissipation (PD)
      14. 8.1.14 Estimating Junction Temperature
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
      3. 8.2.3 Application Curves
  9. Power Supply Recommendations
  10. 10Layout
    1. 10.1 Layout Guidelines
      1. 10.1.1 Board Layout
      2. 10.1.2 RTK Package — High CTE Mold Compound
    2. 10.2 Layout Example
  11. 11Device and Documentation Support
    1. 11.1 Device Support
      1. 11.1.1 Development Support
        1. 11.1.1.1 Reference Designs
      2. 11.1.2 Device Nomenclature
    2. 11.2 Documentation Support
      1. 11.2.1 Related Documentation
    3. 11.3 Receiving Notification of Documentation Updates
    4. 11.4 Support Resources
    5. 11.5 Trademarks
    6. 11.6 Electrostatic Discharge Caution
    7. 11.7 Glossary
  12. 12Mechanical, Packaging, and Orderable Information

Adjustable Operation

As shown in Figure 43, the output voltage of the TPS7A53-Q1 is set using external resistors.

TPS7A53-Q1 tps7a53-adjustable-operation.gifFigure 43. Adjustable Operation

Use Equation 4 to calculate R1 and R2 for any output voltage range. This resistive network must provide a current equal to or greater than 5 µA for dc accuracy. To optimize the noise and PSRR, use an R1 of 12.1 kΩ.

Equation 4. VOUT = VNR/SS × (1 + R1 / R2)

Table 5 shows the resistor combinations required to achieve several common rails using standard 1%-tolerance resistors.

Table 5. Recommended Feedback-Resistor Values

TARGETED OUTPUT VOLTAGE
(V)
FEEDBACK RESISTOR VALUES(1) CALCULATED OUTPUT VOLTAGE
(V)
R1 (kΩ) R2 (kΩ)
0.9 12.4 100 0.899
0.95 12.4 66.5 0.949
1.00 12.4 49.9 0.999
1.10 12.4 33.2 1.099
1.20 12.4 24.9 1.198
1.50 12.4 14.3 1.494
1.80 12.4 10 1.798
1.90 12.1 8.87 1.89
2.50 12.4 5.9 2.48
2.85 12.1 4.75 2.838
3.00 12.1 4.42 2.990
3.30 11.8 3.74 3.324
3.60 12.1 3.48 3.582
4.5 11.8 2.55 4.502
5.00 12.4 2.37 4.985
R1 is connected from OUT to FB; R2 is connected from FB to GND.