SCBA020A October 1999 – March 2020 TMS3705
An integrated PLL system generates the 16-MHz system clock that determines the different internal timings. Using the lower-frequency 2- or 4-MHz oscillator as reference for the PLL system minimizes the emissions of electromagnetic interference.