Loading [MathJax]/jax/output/SVG/fonts/TeX/fontdata.js
Data Sheet
SN74AUP2G08 Low-Power Dual 2-Input Positive-AND Gate
1 Features
- Wide operating VCC range of 0.8V to
3.6V
- Low static-power consumption
(ICC = 0.9μA max) - Low dynamic-power consumption
(Cpd = 4.3pF typ at 3.3V) - Low noise – overshoot and undershoot
<10% of VCC - Ioff supports partial-power-down mode
operation
- Schmitt-trigger action allows slow input
transition and better switching noise immunity at the input
(Vhys = 250mV Typ at 3.3V) - 3.6V I/O tolerant to support mixed-mode signal
operation
- tpd = 5.9ns max at 3.3V
- Latch-up performance exceeds 100mA per JESD 78,
Class II