SCPS245D December   2012  – September 2024 TCA9517A

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Pin Configuration and Functions
  6. 5 Specifications
    1. 5.1 Absolute Maximum Ratings
    2. 5.2 ESD Ratings
    3. 5.3 Recommended Operating Conditions
    4. 5.4 Thermal Information
    5. 5.5 Thermal Information
    6. 5.6 Electrical Characteristics
    7. 5.7 Timing Requirements
    8. 5.8 I2C Interface Switching Characteristics
    9. 5.9 Typical Characteristics
  7. 6 Parameter Measurement Information
  8. 7 Detailed Description
    1. 7.1 Overview
    2. 7.2 Functional Block Diagram
    3. 7.3 Feature Description
      1. 7.3.1 Two-Channel Bidirectional Buffer
      2. 7.3.2 Active-High Repeater-Enable Input
      3. 7.3.3 VOL B-Side Offset Voltage
      4. 7.3.4 Standard Mode and Fast Mode Support
      5. 7.3.5 Clock Stretching Support
    4. 7.4 Device Functional Modes
  9. 8 Application and Implementation
    1. 8.1 Application Information
    2. 8.2 Typical Application
      1. 8.2.1 Design Requirements
      2. 8.2.2 Detailed Design Procedure
        1. 8.2.2.1 Clock Stretching Support
        2. 8.2.2.2 VILC and Pullup Resistor Sizing
      3. 8.2.3 Application Curve
  10. 9 Power Supply Recommendations
  11. 10Layout
    1. 10.1 Layout Guidelines
    2. 10.2 Layout Example
  12. 11Device and Documentation Support
    1. 11.1 Receiving Notification of Documentation Updates
    2. 11.2 Support Resources
    3. 11.3 Trademarks
    4. 11.4 Electrostatic Discharge Caution
    5. 11.5 Glossary
  13. 12Revision History
  14. 13Mechanical, Packaging, and Orderable Information
    1. 13.1 Tape and Reel Information
    2. 13.2 Mechanical Data

8.1 Application Information

A typical application is shown in Figure 8-1. In this example, the system master is running on a 3.3 V I2C bus, and the slave is connected to a 1.2 V I2C bus. Both buses run at 400 kHz. Master devices can be placed on either bus.

The TCA9517 TCA9517A is 5-V tolerant, so it does not require any additional circuitry to translate between 0.9 V to 5.5 V bus voltages and 2.7 V to 5.5 V bus voltages.

When the A side of the TCA9517 TCA9517A is pulled low by a driver on the I2C bus, a comparator detects the falling edge when it goes below 0.3 × VCCA and causes the internal driver on the B-side to turn on, causing the B-side to pull down to about 0.5 V. When the B-side of the TCA9517 TCA9517A falls, first a CMOS hysteresis-type input detects the falling edge and causes the internal driver on the A side to turn on and pull the A-side pin down to ground. In order to illustrate what would be seen in a typical application, refer to Figure 8-3 and Figure 8-4. If the bus master in Figure 8-1 were to write to the slave through the TCA9517 TCA9517A, waveforms shown in Figure 8-3 would be observed on the A bus. This looks like a normal I2C transmission, except that the high level may be as low as 0.9 V, and the turn on and turn off of the acknowledge signals are slightly delayed.

On the B-side bus of the TCA9517 TCA9517A, the clock and data lines would have a positive offset from ground equal to the VOL of the TCA9517TCA9517A. After the eighth clock pulse, the data line is pulled to the VOL of the slave device, which is very close to ground in this example. At the end of the acknowledge, the level rises only to the low level set by the driver in the TCA9517 TCA9517A for a short delay, while the A-bus side rises above 0.3 × VCCA and then continues high.