This document contains information for TPSM54604 (B3QFN package) to aid in a functional safety system design. Information provided are:

• Functional Safety Failure In Time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
• Component failure modes and their distribution (FMD) based on the primary function of the device
• Pin failure mode analysis (Pin FMA)

Figure 1-1 shows the device functional block diagram for reference.

Figure 1-1 Functional Block Diagram

TPSM54604 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.

This section provides Functional Safety Failure In Time (FIT) rates for TPSM54604 based on two different industry-wide used reliability standards:

• Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
• Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

The failure rate and mission profile information in Table 2-1 comes from the Reliability data handbook IEC TR 62380 / ISO 26262 part 11:

• Mission Profile: Motor Control from Table 11
• Power dissipation: 555 mW
• Climate type: World-wide Table 8
• Package factor (lambda 3): Table 17b
• Substrate Material: FR4
• EOS FIT rate assumed: 0 FIT

The Reference FIT Rate and Reference Virtual T_J (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.

The failure mode distribution estimation for TPSM54604 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures due to misuse or overstress.

The FMD in Table 3-1 excludes short circuit faults across the isolation barrier. Faults for short circuit across the isolation barrier can be excluded according to ISO 61800-5-2:2016 if the following requirements are fulfilled:

1. The signal isolation component is OVC III according to IEC 61800-5-1. If a SELV/PELV power supply is used, pollution degree 2/OVC II applies. All requirements of IEC 61800-5-1:2007, 4.3.6 apply.
2. Measures are taken to ensure that an internal failure of the signal isolation component cannot result in excessive temperature of its insulating material.

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance.

This section provides a Failure Mode Analysis (FMA) for the pins of the TPSM54604. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

• Pin short-circuited to Ground (see Table 4-2)
• Pin open-circuited (see Table 4-3)
• Pin short-circuited to an adjacent pin (see Table 4-4)
• Pin short-circuited to supply (see Table 4-5)

Table 4-2 through Table 4-5 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Figure 4-1 shows the TPSM54604 pin diagram. For a detailed description of the device pins please refer to the Pin Configuration and Functions section in the TPSM54604 data sheet.

Figure 4-1 Pin Diagram

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

• Application circuit, as per the TPSM53604 datasheet is used.