SFFS193A July   2022  – November 2022 DP83TC812R-Q1 , DP83TC812S-Q1

 

  1.   Trademarks
  2. 1Overview
  3. 2Functional Safety Failure In Time (FIT) Rates
  4. 3Failure Mode Distribution (FMD)
  5. 4Pin Failure Mode Analysis (Pin FMA) DP83TC812S-Q1
  6. 5Pin Failure Mode Analysis (Pin FMA) DP83TC812R-Q1
  7. 6Revision History

1 Overview

This document contains information for the DP83TC812S-Q1 and DP83TC812R-Q1 to aid in a functional safety system design. Information provided are:

  • Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
  • Component failure modes and their distribution (FMD) based on the primary function of the device
  • Pin failure mode analysis (pin FMA)

Figure 1-1 shows the device functional block diagram for reference.

GUID-20210322-CA0I-JHBM-QFFW-L8M4GJZ3MGCS-low.png Figure 1-1 Functional Block Diagram

The DP83TC812S-Q1 and DP83TC812R-Q1 were developed using a quality-managed development process, but were not developed in accordance with the IEC 61508 or ISO 26262 standards.