SFFS779 December 2024 TMS320F28P550SJ
A start-up test of the memories provides detection for permanent faults inside on-chip memories. Some of the C2000 device family products supports the programmable built-in self-test (PBIST), an easy and efficient way of testing the memories by configuring the customer OTP field. PBIST architecture consists of a small co-processor with a dedicated instruction set targeted specifically toward testing memories. This co-processor, when triggered, executes test routines stored in the PBIST ROM and runs them on multiple on-chip memory instances. The on-chip memory configuration information is also stored in the PBIST ROM. PBIST provides very high diagnostic coverage for permanent faults on the implemented SRAMs and ROMs. If PBIST is configured, a test (March13n for SRAMs or triple_read_xor_read for ROMs) is executed on all the memory instances. The PBIST test status is stored in the on-chip memory. The term memory covered by PBIST indicates to SRAM and ROM. Flash testing is not covered as part of this specification.
Since the code for testing of the memories resides in boot ROM, testing the boot ROM using PBIST is not possible. Hence, a separate boot ROM checksum test is done prior to PBIST. Prior to performing any test using PBIST, an always-fail test case is executed. This always-fail test case validates the proper functioning of the PBIST controller and the ability of the PBIST controller to indicate a failure. For more details, refer to C2000 Memory Power-On Self-Test (M-POST).