SLASEE2 February   2018 DAC8771

PRODUCTION DATA.  

  1. Features
  2. Applications
  3. Description
    1.     Device Images
      1.      DAC8771 Block Diagram
  4. Revision History
  5. Device Comparison Table
  6. Pin Configuration and Functions
    1.     Pin Functions
  7. Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Requirements: Write and Readback Mode
    7. 7.7 Typical Characteristics
  8. Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1  Current Output Stage
      2. 8.3.2  Voltage Output Stage
      3. 8.3.3  Buck-Boost Converter
        1. 8.3.3.1 Buck-Boost Converter Outputs
        2. 8.3.3.2 Selecting and Enabling Buck-Boost Converter
        3. 8.3.3.3 Configurable Clamp Feature and Current Output Settling Time
          1. 8.3.3.3.1 Default Mode - CCLP[1:0] = "00"
          2. 8.3.3.3.2 Fixed Clamp Mode - CCLP[1:0] = "01"
          3. 8.3.3.3.3 Auto Learn Mode - CCLP[1:0] = "10"
          4. 8.3.3.3.4 High Side Clamp (HSCLMP)
      4. 8.3.4  Analog Power Supply
      5. 8.3.5  Digital Power Supply
      6. 8.3.6  Internal Reference
      7. 8.3.7  Power-On-Reset
      8. 8.3.8  ALARM Pin
      9. 8.3.9  Power GOOD bit
      10. 8.3.10 Status Register
      11. 8.3.11 Status Mask
      12. 8.3.12 Alarm Action
      13. 8.3.13 Watchdog Timer
      14. 8.3.14 Programmable Slew Rate
      15. 8.3.15 HART Interface
    4. 8.4 Device Functional Modes
      1. 8.4.1 Serial Peripheral Interface (SPI)
        1. 8.4.1.1 Stand-Alone Operation
        2. 8.4.1.2 Daisy-Chain Operation
      2. 8.4.2 SPI Shift Register
      3. 8.4.3 Write Operation
      4. 8.4.4 Read Operation
      5. 8.4.5 Updating the DAC Outputs and LDAC Pin
        1. 8.4.5.1 Asynchronous Mode
        2. 8.4.5.2 Synchronous Mode
      6. 8.4.6 Hardware RESET Pin
      7. 8.4.7 Hardware CLR Pin
      8. 8.4.8 Frame Error Checking
      9. 8.4.9 DAC Data Calibration
        1. 8.4.9.1 DAC Data Gain and Offset Calibration Registers
    5. 8.5 Register Maps
      1. 8.5.1 Register Maps
        1. 8.5.1.1 DAC8771 Commands
        2. 8.5.1.2 Register Maps and Bit Functions
          1. 8.5.1.2.1  No Operation Register (address = 0x00) [reset = 0x0000]
            1. Table 6. No Operation Field Descriptions
          2. 8.5.1.2.2  Reset Register (address = 0x01) [reset = 0x0000]
            1. Table 7. Reset Register Field Descriptions
          3. 8.5.1.2.3  Reset Config Register (address = 0x02) [reset = 0x0000]
            1. Table 8. Reset Config Register Field Descriptions
          4. 8.5.1.2.4  Select DAC Register (address = 0x03) [reset = 0x0000]
            1. Table 9. Select DAC Register Field Descriptions
          5. 8.5.1.2.5  Configuration DAC Register (address = 0x04) [reset = 0x0000]
            1. Table 10. Configuration DAC Register Field Descriptions
          6. 8.5.1.2.6  DAC Data Register (address = 0x05) [reset = 0x0000]
            1. Table 11. DAC Data Register Field Descriptions
          7. 8.5.1.2.7  Select Buck-Boost Converter Register (address = 0x06) [reset = 0x0000]
            1. Table 12. Select Buck-Boost Converter Register Field Descriptions
          8. 8.5.1.2.8  Configuration Buck-Boost Register (address = 0x07) [reset = 0x0000]
            1. Table 13. Configuration Buck-Boost Register Field Descriptions
          9. 8.5.1.2.9  DAC Channel Calibration Enable Register (address = 0x08) [reset = 0x0000]
            1. Table 14. DAC Channel Calibration Enable Register Field Descriptions
          10. 8.5.1.2.10 DAC Channel Gain Calibration Register (address = 0x09) [reset = 0x0000]
            1. Table 15. DAC Channel Gain Calibration Register Field Descriptions
          11. 8.5.1.2.11 DAC Channel Offset Calibration Register (address = 0x0A) [reset = 0x0000]
            1. Table 16. DAC Channel Offset Calibration Register Field Descriptions
          12. 8.5.1.2.12 Status Register (address = 0x0B) [reset = 0x1000]
            1. Table 17. Status Register Field Descriptions
          13. 8.5.1.2.13 Status Mask Register (address = 0x0C) [reset = 0x0000]
            1. Table 18. Status Mask Register Field Descriptions
          14. 8.5.1.2.14 Alarm Action Register (address = 0x0D) [reset = 0x0000]
            1. Table 19. Alarm Action Register Field Descriptions
          15. 8.5.1.2.15 User Alarm Code Register (address = 0x0E) [reset = 0x0000]
            1. Table 20. User Alarm Code Register Field Descriptions
          16. 8.5.1.2.16 Reserved Register (address = 0x0F) [reset = N/A]
            1. Table 21. Reserved Register Field Descriptions
          17. 8.5.1.2.17 Write Watchdog Timer Register (address = 0x10) [reset = 0x0000]
            1. Table 22. Write Watchdog Timer Register Field Descriptions
          18. 8.5.1.2.18 Reserved Register (address 0x12 - 0xFF) [reset = N/A]
            1. Table 23. Reserved Register Field Descriptions
  9. Application and Implementation
    1. 9.1 Application Information
      1. 9.1.1 Buck-Boost Converter External Component Selection
      2. 9.1.2 Voltage and Current Outputs on a Shared Terminal
      3. 9.1.3 Optimizing Current Output Settling Time with Auto-Learn Mode
      4. 9.1.4 Protection for Industrial Transients
      5. 9.1.5 Implementing HART with DAC8771
    2. 9.2 Typical Application
      1. 9.2.1 Single-Channel, Isolated, EMC and EMI Protected Analog Output Module with Adaptive Power Management
      2. 9.2.2 Design Requirements
      3. 9.2.3 Detailed Design Procedure
      4. 9.2.4 Application Curves
  10. 10Power Supply Recommendations
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Device Support
      1. 12.1.1 Third-Party Products Disclaimer
    2. 12.2 Documentation Support
      1. 12.2.1 Related Documentation
    3. 12.3 Receiving Notification of Documentation Updates
    4. 12.4 Community Resources
    5. 12.5 Trademarks
    6. 12.6 Electrostatic Discharge Caution
    7. 12.7 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

Pin Configuration and Functions

RGZ Package
48 Pin VQFN
Top View
DAC8771 SLASEE2_PinOut.gif
Thermal pad connected to ground.

Pin Functions

NAMENUMBERTYPEDESCRIPTION
AVDD 2 Supply Power supply for all analog circuitry of the device except buck-boost converter and output amplifiers.
GND 3, 9, 18, 20, 28 Supply Ground.
REFOUT 4 Analog Output Internal reference output. Connects to REFIN when using internal reference.
REFIN 5 Analog Input Reference input. Connects to REFOUT when using internal reference.
DVDD_EN 6 Digital Input Internal power-supply enable pin. Connect this pin to GND to disable the internal DVDD, or leave this pin unconnected to enable the internal DVDD. When this pin is connected to GND an external supply must be connected to the DVDD pin.
DVDD 7 Supply Digital supply pin (Input/Output). Internal DVDD enabled when DVDD_EN is floating, External DVDD must be supplied when DVDD_EN is connected to GND.
VNEG_IN 11, 27 Supply Negative power supply for output stage. Connected internally, however both external connections are required.
PVDD 14 Supply Buck-Boost converter power supply.
LP 15 Analog Output External inductor positive terminal.
PVSS 16 Supply Switch ground for Buck-Boost converter.
LN 17 Analog Output External inductor negative terminal.
VPOS_IN 23 Supply Positive power supply for output stage.
VOUT 25 Analog Output Voltage output pin.
IOUT 26 Analog Output Current output pin.
VSENSEP 29 Analog Input Positive sense pin for voltage output.
VSENSEN 30 Analog Input Negative sense pin for voltage output.
CCOMP 31 Analog Output External compensation capacitor connection pin for voltage output. Addition of the external capacitor improves stability for high capacitive loads at the VOUT pin by reducing the bandwidth of the output amplifier at the expense of settling time.
HART_IN 32 Analog Input Input pin for HART modulation. If this pin is used it must be AC coupled to the HART input sinusoidal waveforms via a capacitor. If this feature is not used TI recommends to AC couple this pin to ground via a capacitor, though it may also be left floating.
SDO 38 Digital Output Serial data output. Data is valid on the falling edge of SCLK.
SDIN 39 Digital Input Serial data input. Data is clocked into the 24-bit input shift register on the falling edge of the serial clock input. Schmitt-Trigger logic input.
SCLK 40 Digital Input Serial clock input of serial peripheral interface (SPI™). Data can be transferred at rates up to 25 MHz. Schmitt-Trigger logic input.
SYNC 41 Digital Input SPI™ bus chip select input (active low). Data bits are not clocked into the serial shift register unless SYNC is low. When SYNC is high SDO is in a high-impedance state.
LDAC 42 Digital Input Load DAC latch control input. A logic low on this pin loads the input shift register data into the DAC register and updates the DAC output.
CLR 43 Digital Input Level triggered clear pin (active high). Clears DAC output to zero code or mid code (see DAC Clear section).
RESET 44 Digital Input Reset input (active low). Logic low on this pin causes the device to perform a reset.
ALARM 45 Digital Output ALARM pin. Open drain output. External pull-up resistor required (10 kΩ). The pin goes low (active) when any ALARM condition is detected (open-circuit, over-temperature, watchdog timeout, and others).
NC 1, 8, 10, 12, 13, 19, 21, 24, 36, 37, 46, 47, 48 N/A No connection is required on these pins.
DNC 22,33, 34, 35 N/A Do not connect these pins.