SLAT161 June 2022 HD3SS3411 , TMUXHS4412
Figure 3-1 is the setup for PCIe reference clock test. It includes: