SLAU320AJ July 2010 – May 2021
The following instructions enable control of the MSP430 CPU through a 16-bit register accessed through JTAG. This data register is called the JTAG control signal register. Table 2-6 describes the bit functions making up the JTAG control signal register used for memory access.
Bit No. | Name | Description |
---|---|---|
0 | R/W | Controls the read/write (RW) signal of the CPU 1 = Read |
1 | (N/A) | Always write 0 |
2 | (N/A) | Always write 0 |
3 | HALT_JTAG | Sets the CPU into a controlled halt state 1 = CPU stopped |
4 | BYTE | Controls the BYTE signal of the CPU used for memory access data length 1 = Byte (8-bit) access |
5 | (N/A) | Always write 0 |
6 | (N/A) | Always write 0 |
7 | INSTR_LOAD | Read only: Indicates the target CPU instruction state 1 = Instruction fetch state |
8 | (N/A) | Always write 0 |
9 | TCE | Indicates CPU synchronization 1 = Synchronized |
10 | TCE1 | Establishes JTAG control over the CPU 1 = CPU under JTAG control |
11 | POR | Controls the power-on-reset (POR) signal 1 = Perform POR |
12 | Release low byte | Selects control source of the RW and BYTE bits 1 = CPU has control |
13 | TAGFUNCSAT | Sets flash module into JTAG access mode 1 = CPU has control (default) |
14 | SWITCH | Enables TDO output as TDI input 1 = JTAG has control |
15 | (N/A) | Always write 0 |
Bit No. | Name | Description |
---|---|---|
0 | R/W | Controls the read/write (RW) signal of the CPU, same as previous families. 1 = Read |
1 | (N/A) | Always write 0, same as previous families. |
2 | (N/A) | Always write 0, same as previous families. |
3 | WAIT | Wait signal to the CPU. Read only. 1 = CPU clock stopped - waiting for an operation to complete |
4 | BYTE | Controls the BYTE signal of the CPU used for memory access data length, same as previous families. 1 = Byte (8-bit) access |
5 | (N/A) | Always write 0 |
6 | (N/A) | Always write 0 |
7 | INSTR_LOAD | Read only: Indicates the target CPU instruction state. The actual state is not the same as previous families. 1 = Instruction fetch state |
8 | CPUSUSP | Suspend CPU. |
9 | TCE0 | Indicates CPU synchronization, same as previous families. 1 = Synchronized |
10 | TCE1 | Establishes JTAG control over the CPU, same as previous families. 1 = CPU under JTAG control |
11 | POR | Controls the power-on-reset (POR) signal, same as previous families. 1 = Perform POR |
12 | RELEASE_LBYTE0 | Release control bits in low byte from JTAG control. 00 = All bits are controlled by JTAG if TCE1 is 1 |
13 | RELEASE_LBYTE1 | |
14 | INSTR_SEQ_NO0 | Instruction sequence number. Read only. 00 = CPU instruction sequence 0 |
15 | INSTR_SEQ_NO1 |