SLAU723A October 2017 – October 2018 MSP432E401Y , MSP432E411Y
As shown inFigure 20-13, the grayscaler and serializer and output FIFO are bypassed in active (TFT) mode. Namely, at each pixel clock, one pixel data (16 bits) is output to the external LCD.