SLAU723A October 2017 – October 2018 MSP432E401Y , MSP432E411Y
GPIO Peripheral Identification 0 (GPIOPeriphID0)
The GPIOPeriphID0, GPIOPeriphID1, GPIOPeriphID2, and GPIOPeriphID3 registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.
GPIOPeriphID0 is shown in Figure 17-40 and described in Table 17-48.
Return to Summary Table.
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | PID0 | ||||||||||||||||||||||||||||||
R-0x0 | R-0x61 | ||||||||||||||||||||||||||||||