SLAU833A May   2020  – October 2020 ADC12DJ3200

 

  1.   1
  2.   2
  3.   3
  4.   4
    1.     5
    2.     6
    3.     7
  5.   8
    1.     9
      1.      10
    2.     11
  6.   12
  7.   13
    1.     14
    2.     15
      1.      16
    3.     17
  8.   18

5.1.1 XilinxVivado Design Suite

The Vivado Design Suite by Xilinx, is required to load firmware to the FPGA and extract captured data from the FPGA. See the Vivado Design Suite on Xilinx.com: https://www.xilinx.com/products/design-tools/vivado for more details. The latest build that supports this integration is Vivado 2019.1.