SLAZ205H October 2012 – May 2021 MSP430F4351
TA Module
Functional
First increment of TAR erroneous when IDx > 00
The first increment of TAR after any timer clear event (POR/TACLR) happens immediately following the first positive edge of the selected clock source (INCLK, SMCLK, ACLK or TACLK). This is independent of the clock input divider settings (ID0, ID1). All following TAR increments are performed correctly with the selected IDx settings.
None