SLAZ301AD October 2012 – August 2021 MSP430F5510
ADC Module
Functional
ADC hangs when a slow ADC clock source is used
When using ADC10SC bit to software trigger ADC conversions, the ADC10 state machine may hang (that is, no further interrupts are generated) if the ADC clock source (ADC10CLK) is significantly slower than the system clock (MCLK). This issue can be observed when ADC10CLK < MCLK/8. If the ADC conversions are re-triggered by setting the ADC10SC bit before eight MCLK cycles have elapsed since the ADCIFG interrupt bit is set or the ADC10BUSY bit is reset, then this behavior can be seen.
- Use MODOSC or any clock that is > MCLK/8 as ADC10CLK
or
- When using a clock source < = MCLK/8 as ADC10CLK, ensure the application code provides a delay of at least one ADC10CLK cycle before setting the ADC10SC bit again.