SLAZ312AD October 2012 – May 2021 MSP430F5527
SYS Module
Functional
BSL entry sequence is subject to specific timing requirements
The BSL entry sequence requires that the low phase of the TEST/SBWTCK pin does not exceed 15us. This timing requirement is faster than most PC serial ports can provide, as shown in the following picture. If this requirement is not met, the entry sequence fails and the SYSBSLIND is not set.
An external hardware solution is recommended to provide the appropriate BSL entry sequence. See http://processors.wiki.ti.com/index.php/BSL_(MSP430) for recommendations on available BSL hardware.