SLAZ668P May   2015  – August 2021 MSP430FG6625

 

  1.   1
  2.   2
  3.   3
  4.   4
  5.   5
    1.     6
    2.     7
      1.      8
      2.      9
      3.      10
    3.     11
  6.   12
    1.     13
    2.     14
    3.     15
    4.     16
    5.     17
    6.     18
    7.     19
    8.     20
    9.     21
    10.     22
    11.     23
    12.     24
    13.     25
    14.     26
    15.     27
    16.     28
    17.     29
    18.     30
    19.     31
    20.     32
    21.     33
    22.     34
    23.     35
    24.     36
    25.     37
    26.     38
    27.     39
    28.     40
    29.     41
    30.     42
    31.     43
    32.     44
    33.     45
    34.     46
    35.     47
  7.   48

6.32 USCI34

USCI Module

Category

Functional

Function

I2C multi-master transmit may lose first few bytes.

Description

In an I2C multi-master system (UCMM =1), under the following conditions:

(1)the master is configured as a transmitter (UCTR =1)

AND

(2)the start bit is set (UCTXSTT =1);

if the I2C bus is unavailable, then the USCI module enters an idle state where it waits and checks for bus release. While in the idle state it is possible that the USCI master updates its TXIFG based on clock line activity due to other master/slave communication on the bus. The data byte(s) loaded in TXBUF while in idle state are lost and transmit pointers initialized by the user in the transmit ISR are updated incorrectly.

Workaround

Verify that the START condition has been sent (UCTXSTT =0) before loading TXBUF with data.

Example:
#pragma vector = USCIAB0TX_VECTOR
__interrupt void USCIAB0TX_ISR(void)
{
// Workaround for USCI34
    if(UCB0CTL1&UCTXSTT)
    {
                                                                       // TXData = pointer to the transmit buffer start
                                                                       // PTxData = pointer to transmit in the ISR
        PTxData = TXData;                                   // restore the transmit buffer pointer if the Start bit is set
    }
//
    if(IFG2&UCB0TXIFG)
    {
        if (PTxData < = PTxDataEnd)                      // Check TX byte counter
        {
            UCB0TXBUF = *PTxData++;                 // Load TX buffer
        }
        else
        {
            UCB0CTL1 |= UCTXSTP;                        // I2C stop condition
            IFG2 &= ~UCB0TXIFG;                          // Clear USCI_B0 TX int flag
            __bic_SR_register_on_exit(CPUOFF);      // Exit LPM0
        }
    }
}