

UCC21220, UCC21220A 4A, 6A, Dual-Channel Basic and Functional Isolated Gate **Drivers with High Noise Immunity**

1 Features

- Universal: dual low-side, dual high-side or halfbridge driver
- Supports basic and functional isolation
- CMTI greater than 125V/ns
- Up to 4A peak source, 6A peak sink output
- Switching parameters:
 - 33ns typical propagation delay
 - 5ns maximum pulse-width distortion
 - 10µs maximum VDD power-up delay
- Up to 25V VDD output drive supply
 - 5V and 8V VDD UVLO Options
- Junction temperature range (T_i) –40°C to 150°C
- Narrow body SOIC-16 (D) package
- TTL and CMOS compatible inputs
- Safety-related certifications:
 - 4242V_{PK} isolation per DIN EN IEC 60747-17 (VDE 0884-17) (planned)
 - 3000V_{RMS} isolation for 1 minute per UL 1577 (planned)
 - CQC certification per GB4943.1-2022 (planned)

2 Applications

- Server power supplies
- Solar inverter, solar power optimizer
- Telecom brick converter
- Wireless infrastructure
- Industrial transportation and robotics

3 Description

The UCC21220 and UCC21220A devices are basic and functional isolated dual-channel gate drivers with 4A peak-source and 6A peak-sink current. They are designed to drive power MOSFETs and GaNFETs in PFC, Isolated DC/DC, and synchronous rectification applications, with fast switching performance and robust ground bounce protection through greater than 125V/ns common-mode transient immunity (CMTI).

These devices can be configured as two low-side drivers, two high-side drivers, or half-bridge drivers. Two outputs can be paralleled to form a single driver which doubles the drive strength for heavy load conditions due to the best-in-class delay matching performance.


Protection features include the following: DIS pin shuts down both outputs simultaneously when it is set high, all supplies have undervoltage lockout (UVLO), and active pulldown protection clamps the output below 2V when unpowered or floated.

With these features, these devices enable high efficiency, high power density, and robustness in a wide variety of power applications.

Device Information

PART NUMBER(2)	PACKAGE ⁽¹⁾	UVLO
UCC21220	D (SOIC 16)	8V
UCC21220A	D (SOIC 16)	5V

- For all available packages, see Section 14.
- For a detailed comparison of devices, see Section 4. (2)



Typical Application



Table of Contents

1	Features	1
	Applications	
	Description	
	Device Comparison Table	
	Pin Configuration and Functions	
6	Specifications	
	6.1 Absolute Maximum Ratings	4
	6.2 ESD Ratings	
	6.3 Recommended Operating Conditions	
	6.4 Thermal Information	
	6.5 Power Ratings	
	6.6 Insulation Specifications	
	6.7 Safety-Limiting Values	7
	6.8 Electrical Characteristics	
	6.9 Switching Characteristics	
	6.10 Thermal Derating Curves	
	6.11 Typical Characteristics	11
7	Parameter Measurement Information	
	7.1 Minimum Pulses	
	7.2 Propagation Delay and Pulse Width Distortion	
	7.3 Rising and Falling Time	
	7.4 Input and Disable Response Time	
	7.5 Power-up UVLO Delay to OUTPUT	15
	7.6 CMTI Testing	15

8 Detailed Description	17
8.1 Overview	17
8.2 Functional Block Diagram	17
8.3 Feature Description	
8.4 Device Functional Modes	21
9 Application and Implementation	22
9.1 Application Information	22
9.2 Typical Application	22
10 Power Supply Recommendations	32
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	34
12 Device and Documentation Support	
12.1 Third-Party Products Disclaimer	36
12.2 Documentation Support	
12.3 Receiving Notification of Documentation Updates	36
12.4 Support Resources	36
12.5 Trademarks	36
12.6 Electrostatic Discharge Caution	36
12.7 Glossary	36
13 Revision History	36
14 Mechanical, Packaging, and Orderable	
Information	39



4 Device Comparison Table

DEVICE OPTIONS	UVLO	RECOMMENDED VDD SUPPLY MINIMUM	PACKAGE
UCC21220D	8-V	9.2-V	Narrow Body SOIC-16
UCC21220AD	5-V	6.5-V	Narrow Body SOIC-16

5 Pin Configuration and Functions




Figure 5-1. D Package 16-Pin SOIC Top View

Table 5-1. Pin Functions

PIN	NO.	TYPE ⁽¹⁾	DESCRIPTION
internally if left open. It is recommended to tie this pin to ground if		Disables both driver outputs if asserted high or left open, enables if set low. This pin is pulled high internally if left open. It is recommended to tie this pin to ground if not used to achieve better noise immunity. Bypass using a ≈ 1-nF low ESR/ESL capacitor close to DIS pin when connecting to a µC with distance.	
GND	4	Р	Primary-side ground reference. All signals in the primary side are referenced to this ground.
		Input signal for A channel. INA input has a TTL/CMOS compatible input threshold. This pin is pulled low internally if left open. It is recommended to tie this pin to ground if not used to achieve better noise immunity.	
INB			Input signal for B channel. INB input has a TTL/CMOS compatible input threshold. This pin is pulled low internally if left open. It is recommended to tie this pin to ground if not used to achieve better noise immunity.
	6		
NC	7		No internal connection
	12		The mental controller
	13		
OUTA	15	0	Output of driver A. Connect to the gate of the A channel FET or IGBT.
OUTB	10	0	Output of driver B. Connect to the gate of the B channel FET or IGBT.
VCCI	3	Р	Primary-side supply voltage. Locally decoupled to GND using a low ESR/ESL capacitor located as close to the device as possible.
VCCI	8	Р	This pin is internally shorted to pin 3.
VDDA	16	Р	Secondary-side power for driver A. Locally decoupled to VSSA using a low ESR/ESL capacitor located as close to the device as possible.
		Р	Secondary-side power for driver B. Locally decoupled to VSSB using a low ESR/ESL capacitor located as close to the device as possible.
VSSA	14	Р	Ground for secondary-side driver A. Ground reference for secondary side A channel.
VSSB	9	Р	Ground for secondary-side driver B. Ground reference for secondary side B channel.

⁽¹⁾ P = power, G = ground, I = input, O = output



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Input bias pin supply voltage	VCCI to GND	-0.3	6	V
Driver bias supply	VDDA-VSSA, VDDB-VSSB	-0.3	30	V
Output signal voltage	OUTA to VSSA, OUTB to VSSB	-0.3	V _{VDDA} +0.3, V _{VDDB} +0.3	٧
Output signal voltage	OUTA to VSSA, OUTB to VSSB, Transient for 200 ns ⁽³⁾	-2	V _{VDDA} +0.3, V _{VDDB} +0.3	٧
Input signal voltage	INA, INB, DIS to GND	-0.3	V _{VCCI} +0.3	V
Junction temperature, T _J ⁽²⁾	·	-40	150	°C
Storage temperature, T _{stg}		-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- 2) To help maintain the recommended operating conditions for T_J, see the Section 6.4.
- (3) Values are verified by characterization and are not production tested.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
VCCI	VCCI Input supply voltage		3	5.5	V
VDDA, VDDB	Deiver autout bias avant.	UCC21220 – 8V UVLO Version	9.2	25	V
VDDB	Driver output bias supply	UCC21220A – 5V UVLO Version	6.5	25	V
T _J	Junction Temperature		-40	150	°C

Submit Document Feedback



6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾		UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	80.2	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	36.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	45	°C/W
ΨЈТ	Junction-to-top characterization parameter	28	°C/W
ΨЈВ	Junction-to-board characterization parameter	44.3	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the application report, Semiconductor and IC Package Thermal Metrics (SPRA953).

6.5 Power Ratings

			VALUE	UNIT
P_D	Power dissipation	VCCI = 5 V, VDDA/B = 20 V, INA/B = 3.3 V,	950	mW
P _{DI}	Power dissipation by transmitter side	ransmitter side 460kHz 50% duty cycle square wave 2.2-nF	50	mW
P _{DA} , P _{DB}	Power dissipation by each driver side		450	mW



6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
CLR	External clearance ⁽¹⁾	Shortest pin-to-pin distance through air	> 4	mm
CPG	External creepage ⁽¹⁾	Shortest pin-to-pin distance across the package surface	> 4	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>17	μm
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 400	V
	Material group		II	
		Rated mains voltage ≤ 150 V _{RMS}	I-IV	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 300 V _{RMS}	I-III	
	120 00001 1	Rated mains voltage ≤ 600 V _{RMS}	1-11	
DIN EN IEC	C 60747-17 (VDE 0884-17) ⁽²⁾		'	
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1200 ⁽⁶⁾	V_{PK}
V_{IOWM}	Maximum working isolation	AC voltage (sine wave); time dependent dielectric breakdown (TDDB) test;	850 ⁽⁶⁾	V_{RMS}
	voltage	DC Voltage	1200 ⁽⁶⁾	V_{DC}
V _{IOTM}	Maximum transient isolation voltage	V _{TEST} = V _{IOTM} , t = 60 s (qualification); V _{TEST} = 1.2 × V _{IOTM} , t = 1 s (100% production)	4242	V_{PK}
V _{IMP}	Maximum inpulse voltage	Tested in air, 1.2/50-µs waveform per IEC 62368-1	5000	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	V _{IOSM} ≥ 1.3 x V _{IMP} ; Tested in oil (qualification test), 1.2/50-μs waveform per IEC 62368-1	6500	V_{PK}
		Method a, After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60$ s; $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10$ s	<5	
q _{pd}	Apparent charge ⁽⁴⁾	Method a, After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60 \text{ s}$; $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10 \text{ s}$	<5	pC
		Method b1; At routine test (100% production) and preconditioning (type test) $V_{ini} = 1.2 \times V_{IOTM}; \ t_{ini} = 1 \ s; \\ V_{pd(m)} = 1.5 \times V_{IORM} \ , \ t_m = 1 \ s$	<5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	V _{IO} = 0.4 sin (2πft), f =1 MHz	~1.2	pF
		V _{IO} = 500 V at T _A = 25°C	> 10 ¹²	
R _{IO}	Isolation resistance, input to output ⁽⁵⁾	V _{IO} = 500 V at 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	Ω
	σαιραί	V _{IO} = 500 V at T _S =150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577		1		
V _{ISO}	Withstand isolation voltage	V _{TEST} = V _{ISO} = 3000 V _{RMS} , t = 60 s. (qualification), V _{TEST} = 1.2 × V _{ISO} = 3600 V _{RMS} , t = 1 s (100% production)	3000	V _{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed circuit board are used to help increase these specifications.
- (2) This coupler is suitable for basic electrical insulation only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-pin device.
- (6) System isolation working voltages need to be verified according to application parameters.



6.7 Safety-Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS	SIDE	MIN	TYP	MAX	UNIT
Is	Safety output supply	$R_{\theta JA} = 80.2^{\circ} C/W, V_{VDDA/B} = 15 V, T_{J} = 150^{\circ} C, T_{A} = 25^{\circ} C$ See Figure 6-1	DRIVER A,			50	mA
	current	$R_{\theta JA} = 80.2^{\circ} C/W, V_{VDDA/B} = 25 V, T_{J} = 150^{\circ} C, T_{A} = 25^{\circ} C$ See Figure 6-1	DRIVER B			30	IIIA
	Safety supply power	$R_{\theta,JA} = 80.2^{\circ}C/W, T_J = 150^{\circ}C, T_A = 25^{\circ}C$ See Figure 6-2	INPUT			50	
Ps			DRIVER A			750	mW
rs			DRIVER B			750	IIIVV
			TOTAL			1550	
T _S	Safety temperature ⁽¹⁾					150	°C

(1) The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A.

The junction-to-air thermal resistance, $R_{\theta JA}$, in the Section 6.4 table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature.

 $P_S = I_S \times V_I$, where V_I is the maximum input voltage.



6.8 Electrical Characteristics

 V_{VCCI} = 3.3 V or 5.0 V, 0.1- μ F capacitor from VCCI to GND and 1 μ F capacitor from VDDA/B to VSSA/B, V_{VDDA} = V_{VDDB} = 12 V, 1- μ F capacitor from VDDA and VDDB to VSSA and VSSB, V_{VDDA} = V_{VDDB} = 12 V, 1- μ F capacitor from VDDA and VDDB to VSSA and VSSB, V_{VDDA} = V_{VDDB} = 12 V, 1- μ F capacitor from VDDA and VDDB to VSSA and VSSB, V_{VDDA} = V_{VDDB} = 12 V, 1- μ F capacitor from VDDA and VDDB to VSSA and VSSB, V_{VDDA} = V_{VDDB} = 12 V, 1- μ F capacitor from VDDA and VDDB to VSSA and VSSB, V_{VDDA} = V_{VDDB} = 12 V, 1- μ F capacitor from VDDA and VDDB to VSSA and VSSB, V_{VDDA} = V_{VDDB} = 12 V, 1- μ F capacitor from VDDA and VDDB to VSSA and VSSB, V_{VDDA} = V_{VDDB} = 12 V, 1- μ F capacitor from VDDA and VDDB to VSSA and VSSB, V_{VDDA} = V_{VDDB} = V_{VDDB} = 12 V, 1- μ F capacitor from VDDA and VDDB to VSSA and VSSB, V_{VDDA} = V_{VDDB} = V_{VDDB} = 12 V, 1- μ F capacitor from VDDA and VDDB to VSSA and VSSB, V_{VDDA} = V_{VDDB} = V_{VDDB}

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURR	ENTS					
I _{vccı}	VCCI quiescent current	V _{INA} = 0 V, V _{INB} = 0 V		1.4	2.0	mA
I _{VDDA} , I _{VDDB}	VDDA and VDDB quiescent current	V _{INA} = 0 V, V _{INB} = 0 V		1.2	2.0	mA
vccı	VCCI operating current	(f = 500 kHz) current per channel		2.7	3.2	mA
I _{VDDA} , I _{VDDB}	VDDA and VDDB operating current	(f = 500 kHz) current per channel, V _{VDDA} , V _{VDDB} = 12 V		2.7	4.4	mA
VCC SUPPLY V	OLTAGE UNDERVOLTAGE THRE	SHOLDS			<u> </u>	
V _{VCCI_ON}	UVLO Rising threshold		2.55	2.7	2.85	V
V _{VCCI_OFF}	UVLO Falling threshold		2.35	2.5	2.65	V
V _{VCCI_HYS}	UVLO Threshold hysteresis			0.2		V
	D SUPPLY VOLTAGE UNDERVOL	TAGE THRESHOLDS (5-V UVLO Ver	sion)		<u> </u>	
V _{VDDA_ON} , V _{VDDB_ON}	UVLO Rising threshold		5.7	6.0	6.3	V
V _{VDDA_OFF} , V _{VDDB_OFF}	UVLO Falling threshold		5.4	5.7	6.0	V
V _{VDDA_HYS} , V _{VDDB_HYS}	UVLO Threshold hysteresis			0.3		V
JCC21220 VDD	SUPPLY VOLTAGE UNDERVOLT	AGE THRESHOLDS (8-V UVLO Versi	ion)			
V _{VDDA_ON} , V _{VDDB_ON}	UVLO Rising threshold		7.7	8.5	8.9	V
V _{VDDA_OFF} , V _{VDDB_OFF}	UVLO Falling threshold		7.2	7.9	8.4	V
V _{VDDA_HYS} , V _{VDDB_HYS}	UVLO Threshold hysteresis			0.6		V
NA, INB AND D	DISABLE					
V _{INAH} , V _{INBH} , V _{DISH}	Input high threshold voltage			2	2.3	V
V _{INAL} , V _{INBL} , V _{DISL}	Input low threshold voltage		0.8	1		V
V _{INA_HYS} , V _{INB_HYS} , V _{DIS_HYS}	Input threshold hysteresis			1		V
OUTPUT					<u> </u>	
I _{OA+} , I _{OB+}	Peak output source current	C_{VDD} = 10 μ F, C_{LOAD} = 0.22 μ F, f = 1 kHz, bench measurement		-4		Α
I _{OA-} , I _{OB-}	Peak output sink current	C_{VDD} = 10 μ F, C_{LOAD} = 0.22 μ F, f = 1 kHz, bench measurement		6		Α
R _{OHA} , R _{OHB}	Output resistance at high state	I _{OUT} = -5 mA, R _{OHA} , R _{OHB} do not represent drive pull-up performance. See t _{RISE} in Section 6.9 and Section 8.3.4 for more details.		5		Ω
R _{OLA} , R _{OLB}	Output resistance at low state	I _{OUT} = 5 mA		0.55		Ω
V _{OAPDA} , V _{OAPDB}	Driver output (V _{OUTA} , V _{OUTB}) active pull down	V _{VDDA} and V _{VDDB} unpowered, I _{OUTA} , I _{OUTB} = 200 mA		1.6	2	V

⁽¹⁾ Current direction in the testing conditions are defined to be positive into the pin and negative out of the specified terminal (unless otherwise noted).

⁽²⁾ Parameters that has only typical values, are not production tested and guaranteed by design.



6.9 Switching Characteristics


 V_{VCCI} = 3.3 V or 5.5 V, 0.1- μ F capacitor from VCCI to GND, V_{VDDA} = V_{VDDB} = 12 V, 1- μ F capacitor from VDDA and VDDB to VSSA and VSSB, load capacitance C_{OUT} = 0 pF, T_J = -40°C to +125°C, unless otherwise noted⁽¹⁾.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{RISE}	Output rise time, see Figure 7-4	C_{VDD} = 10 μ F, C_{OUT} = 1.8 nF, V_{VDDA} , V_{VDDB} = 12 V, f = 1 kHz		8		ns
t _{FALL}	Output fall time, see Figure 7-4	C_{VDD} = 10 μ F, C_{OUT} = 1.8 nF , V_{VDDA} , V_{VDDB} = 12 V, f = 1 kHz		8		ns
t _{PWmin}	Minimum input pulse width that passes to output, see Figure 7-1 and Figure 7-2	Output does not change the state if input signal less than t _{PWmin}	4	12	30	ns
t _{PDHL}	Propagation delay at falling edge, see Figure 7-3	INx high threshold, V _{INH} , to 10% of the output	26	33	45	ns
t _{PDLH}	Propagation delay at rising edge, see Figure 7-3	INx low threshold, V_{INL} , to 90% of the output	26	33	45	ns
t _{PWD}	Pulse width distortion in each channel, see Figure 7-3	t _{PDLHA} - t _{PDHLA} , t _{PDLHB} - t _{PDHLB}			5	ns
t _{DM}	Propagation delays matching, tpDLHA - tpDLHB , tpDHLA - tpDHLB , see Figure 7-3	Input Pulse Width = 100ns, 500kHz, $T_J = -40^{\circ}\text{C}$ to -10°C $ t_{\text{PDLHA}} - t_{\text{PDHLB}} $			6.5	ns
		Input Pulse Width = 100ns, 500kHz, $T_J = -10^{\circ}\text{C}$ to +150°C $ t_{PDLHA} - t_{PDLHB} $, $ t_{PDHLA} - t_{PDHLB} $			5	ns
t _{VCCI+ to} OUT	VCCI Power-up Delay Time: UVLO Rise to OUTA, OUTB, See Figure 7-6	INA or INB tied to VCCI	18	42	80	
t _{VDD+ to OUT}	VDDA, VDDB Power-up Delay Time: UVLO Rise to OUTA, OUTB See Figure 7-7	INA or INB tied to VCCI			10	μs
CM _H	High-level common-mode transient immunity (See Section 7.6)	Slew rate of GND vs. VSSA/B, INA and INB both are tied to GND or VCCI; V _{CM} =1000 V;	125			V/ns
CM _L	Low-level common-mode transient immunity (See Section 7.6)	Slew rate of GND vs. VSSA/B, INA and INB both are tied to GND or VCCI; V _{CM} =1000 V;	125			V/NS

⁽¹⁾ Parameters that has only typical values, are not production tested and guaranteed by design.



6.10 Thermal Derating Curves







Figure 6-2. Thermal Derating Curve for Limiting Power Per VDE

6.11 Typical Characteristics


VDDA = VDDB = 15 V, VCCI = 3.3 V, T_A = 25°C, C_L =0pF unless otherwise noted.






6.11 Typical Characteristics (continued)

VDDA = VDDB = 15 V, VCCI = 3.3 V, T_A = 25°C, C_L=0pF unless otherwise noted.



6.11 Typical Characteristics (continued)

VDDA = VDDB = 15 V, VCCI = 3.3 V, T_A = 25°C, C_L =0pF unless otherwise noted.



7 Parameter Measurement Information

7.1 Minimum Pulses

To change the output stage on OUTA or OUTB, one has to assert longer pulses than $t_{PW(min)}$, typically 12 ns, to guarantee an output state change. see Figure 7-1 and Figure 7-2 for detailed information of the operation of deglitch filter.




Figure 7-2. Deglitch Filter - Turn OFF

7.2 Propagation Delay and Pulse Width Distortion

Figure 7-3 shows how one calculates pulse width distortion (t_{PWD}) and delay matching (t_{DM}) from the propagation delays of channels A and B. It can be measured by ensuring that both inputs are in phase.




Figure 7-3. Delay Matching and Pulse Width Distortion

7.3 Rising and Falling Time

Figure 7-4 shows the criteria for measuring rising (t_{RISE}) and falling (t_{FALL}) times. For more information on how short rising and falling times are achieved, see Section 8.3.4.




Figure 7-4. Rising and Falling Time Criteria

Submit Document Feedback

7.4 Input and Disable Response Time

Figure 7-5 shows the response time of the disable function. For more information, see Section 8.4.1.





Figure 7-5. Disable Pin Timing

7.5 Power-up UVLO Delay to OUTPUT

Before the driver is ready to deliver a proper output state, there is a power-up delay from the UVLO rising edge to output and it is defined as $t_{VCCI+ to \ OUT}$ for VCCI UVLO, which is 42 μ s typically, and $t_{VDD+ to \ OUT}$ for VDD UVLO, which is 10 μ s maximum. It is recommended to consider proper margin before launching PWM signal after the driver VCCI and VDD bias supply is ready. Figure 7-6 and Figure 7-7 show the power-up UVLO delay timing diagram for VCCI and VDD.


If INA or INB are active before VCCI or VDD have crossed above their respective on thresholds, the output will not update until $t_{VCCI+ to\ OUT}$ or $t_{VDD+ to\ OUT}$ after VCCI or VDD crossing its UVLO rising threshold. However, when either VCCI or VDD receive a voltage less than their respective off thresholds, there is <2 μ s delay, depending on the voltage slew rate on the supply pins, before the outputs are held low. This asymmetric delay is designed to ensure safe operation during VCCI or VDD brownouts.



7.6 CMTI Testing

Figure 7-8 is a simplified diagram of the CMTI testing configuration.





Copyright © 2017, Texas Instruments Incorporated

Figure 7-8. Simplified CMTI Testing Setup




8 Detailed Description

8.1 Overview

In order to switch power transistors rapidly and reduce switching power losses, high-current gate drivers are often placed between the output of control devices and the gates of power transistors. There are several instances where controllers are not capable of delivering sufficient current to drive the gates of power transistors. This is especially the case with digital controllers, since the input signal from the digital controller is often a 3.3-V logic signal capable of only delivering a few mA.

The UCC21220, UCC21220A are flexible dual gate drivers which can be configured to fit a variety of power supply and motor drive topologies, as well as drive several types of transistors. UCC21220 and UCC21220A have many features that allow it to integrate well with control circuitry and protect the gates it drives such as: disable pin, and under voltage lock out (UVLO) for both input and output voltages. The UCC21220, UCC21220A also hold its outputs low when the inputs are left open or when the input pulse is not wide enough. The driver inputs are CMOS and TTL compatible for interfacing with digital and analog power controllers alike. Each channel is controlled by its respective input pins (INA and INB), allowing full and independent control of each of the outputs.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 VDD, VCCI, and Under Voltage Lock Out (UVLO)

The UCC21220 and UCC21220A have an internal under voltage lock out (UVLO) protection feature on the supply circuit blocks between the VDD and VSS pins for both outputs. When the VDD bias voltage is lower than V_{VDD_ON} at device start-up or lower than V_{VDD_OFF} after start-up, the VDD UVLO feature holds the effected output low, regardless of the status of the input pins (INA and INB).

When the output stages of the driver are in an unbiased or UVLO condition, the driver outputs are held low by an active clamp circuit that limits the voltage rise on the driver outputs (Illustrated in Figure 8-1). In this condition, the upper PMOS is resistively held off by R_{Hi-Z} while the lower NMOS gate is tied to the driver output through R_{CLAMP} . In this configuration, the output is effectively clamped to the threshold voltage of the lower NMOS device, typically around 1.5V, when no bias power is available.




Figure 8-1. Simplified Representation of Active Pull Down Feature

The VDD UVLO protection has a hysteresis feature (V_{VDD_HYS}). This hysteresis prevents chatter when there is ground noise from the power supply. Also this allows the device to accept small drops in bias voltage, which is bound to happen when the device starts switching and operating current consumption increases suddenly.

The input side of the UCC21220 and UCC21220A also have an internal under voltage lock out (UVLO) protection feature. The device isn't active unless the voltage, VCCI, is going to exceed V_{VCCI_ON} on start up. And a signal will cease to be delivered when that pin receives a voltage less than V_{VCCI_OFF} . And, just like the UVLO for VDD, there is hystersis (V_{VCCI_HYS}) to ensure stable operation.

CONDITION	INPL	JTS	OUTPUTS						
CONDITION	INA	INB	OUTA	OUTB					
VCCI-GND < V _{VCCI_ON} during device start up	Н	L	L	L					
VCCI-GND < V _{VCCI_ON} during device start up	L	Н	L	L					
VCCI-GND < V _{VCCI_ON} during device start up	Н	Н	L	L					
VCCI-GND < V _{VCCI_ON} during device start up	L	L	L	L					
VCCI-GND < V _{VCCI_OFF} after device start up	Н	L	L	L					
VCCI-GND < V _{VCCI_OFF} after device start up	L	Н	L	L					
VCCI-GND < V _{VCCI_OFF} after device start up	Н	Н	L	L					
VCCI-GND < V _{VCCI_OFF} after device start up	L	L	L	L					

Table 8-1. VCCI UVLO Feature Logic

Submit Document Feedback

Table 8-2. VDD UVLO Feature Logic

CONDITION	INP	UTS	OUTPUTS		
CONDITION	INA	INB	OUTA	OUTB	
VDD-VSS < V _{VDD_ON} during device start up	Н	L	L	L	
VDD-VSS < V _{VDD_ON} during device start up	L	Н	L	L	
VDD-VSS < V _{VDD_ON} during device start up	Н	Н	L	L	
VDD-VSS < V _{VDD_ON} during device start up	L	L	L	L	
VDD-VSS < V _{VDD_OFF} after device start up	Н	L	L	L	
VDD-VSS < V _{VDD_OFF} after device start up	L	Н	L	L	
VDD-VSS < V _{VDD_OFF} after device start up	Н	Н	L	L	
VDD-VSS < V _{VDD_OFF} after device start up	L	L	L	L	

8.3.2 Input and Output Logic Table

Table 8-3. INPUT/OUTPUT Logic Table (1)

Assume VCCI, VDDA, VDDB are powered up (see Section 8.3.1 for more information on UVLO operation modes), Table 8-3 shows the operation with INA, INB and DIS and the corresponding output state.

INP	UTS	DIS	OUTPUTS		OUTPUTS		NOTE	
INA	INB	Dia	OUTA	OUTB				
L	L	L	L	L	Disables both driver outputs if asserted high, enables if set low or left			
L	Н	L	L	Н	open. This pin is pulled low internally if left open. It is recommended to tie this pin to ground if not used to achieve better noise immunity. Bypass			
Н	L	L	Н	L	using a ≈1nF low ESR/ESL capacitor close to DIS pin when connecting to			
Н	Н	L	Н	Н	a μC with distance.			
Left Open	Left Open	L	L	L	It is recommended to tie INA/INB to ground if not used to achieve better noise immunity.			
Х	Х	H or Left Open	L	L	-			

^{(1) &}quot;X" means L, H or left open.

8.3.3 Input Stage

The input pins (INA, INB, and DIS) of UCC21220 and UCC21220A are based on a TTL and CMOS compatible input-threshold logic that is totally isolated from the VDD supply voltage. The input pins are easy to drive with logic-level control signals (such as those from 3.3-V micro-controllers), since the UCC21220 and UCC21220A have a typical high threshold (V_{INAH}) of 2 V and a typical low threshold of 1 V, which vary little with temperature (see Figure 6-8 and Figure 6-13). A wide hysterisis (V_{INA_HYS}) of 1 V makes for good noise immunity and stable operation. If any of the inputs are ever left open, internal pull-down resistors force the pin low. These resistors are typically 90 k Ω for INA/B. However, it is still recommended to ground an input if it is not being used.

Since the input side of UCC21220 or UCC21220A are isolated from the output drivers, the input signal amplitude can be larger or smaller than VDD, provided that it doesn't exceed the recommended limit. This allows greater flexibility when integrating with control signal sources, and allows the user to choose the most efficient VDD for their MOSFET/IGBT gate. That said, the amplitude of any signal applied to INA or INB must *never* be at a voltage higher than VCCI.

8.3.4 Output Stage

The UCC21220 and UCC21220A output stages feature a pull-up structure which delivers the highest peak-source current when it is most needed, during the Miller plateau region of the power-switch turn on transition (when the power switch drain or collector voltage experiences dV/dt). The output stage pull-up structure features a P-channel MOSFET and an additional *Pull-Up* N-channel MOSFET in parallel. The function of the N-channel MOSFET is to provide a boost in the peak-sourcing current, enabling fast turn on. This is accomplished by briefly turning on the N-channel MOSFET during a narrow instant when the output is changing states from low to high. The on-resistance of this N-channel MOSFET ($R_{\rm NMOS}$) is approximately 1.47 Ω when activated.

The R_{OH} parameter is a DC measurement and it is representative of the on-resistance of the P-channel device only. This is because the *Pull-Up* N-channel device is held in the off state in DC condition and is turned on only for a brief instant when the output is changing states from low to high. Therefore the effective resistance of the UCC21220 and UCC21220A pull-up stage during this brief turn-on phase is much lower than what is represented by the R_{OH} parameter.

The pull-down structure of the UCC21220 and UCC21220A are composed of an N-channel MOSFET. The R_{OL} parameter, which is also a DC measurement, is representative of the impedance of the pull-down state in the device. Both outputs of the UCC21220 and UCC21220A are capable of delivering 4-A peak source and 6-A peak sink current pulses. The output voltage swings between VDD and VSS provides rail-to-rail operation, thanks to the MOS-out stage which delivers very low drop-out.

To ensure robust and reliable operation of gate drivers, pay special attention to the minimum pulse width. The minimum pulse width shown in the electrical characteristics table describes the minimum input pulse that would be passed to the output in an unloaded driver. This is dictated by the deglitch filter present in the driver IC. An input ON or OFF pulse width longer than the maximum specification is needed to guarantee an output state change and avoid potential shoot-through. With a loaded driver, extra precaution must be taken to ensure robust operation of the system. During gate switching, if the output state changes before the driver completes each transition, a non-zero current switching event occurs. Combined with layout parasitics, non-zero current switching can cause internal rail overshoot and EOS damage of the gate driver. Thus, a minimum output width is needed for reliable system operation. This minimum output pulse width is dependent on several factors: gate capacitance, VDD supply voltage, gate resistance, and PCB layout parasitics. The minimum pulse width for robust operation might be magnitudes larger than the minimum pulse width shown in the electrical characteristics table. System-level study should be carried out to determine the minimum output pulse width required for each system.




Figure 8-2. Output Stage

8.3.5 Diode Structure in UCC21220 and UCC21220A

Figure 8-3 illustrates the multiple diodes involved in the ESD protection components. This provides a pictorial representation of the absolute maximum rating for the device.

Submit Document Feedback






Figure 8-3. ESD Structure

8.4 Device Functional Modes

8.4.1 Disable Pin

Setting the DIS pin high (or left floating) shuts down both outputs simultaneously. Grounding the DIS pin allows UCC21220 and UCC21220A to operate normally. The DIS pin is quite responsive, as far as propagation delay and other switching parameters are concerned. The DIS pin is only functional (and necessary) when VCCI stays above the UVLO threshold. It is recommended to tie this pin to GND if the DIS pin is not used to achieve better noise immunity, and it is recommended to bypass using a ≈1nF low ESR/ESL capacitor close to DIS pin when connecting DIS pin to a micro controller with distance.



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The UCC21220 and UCC21220A effectively combine both isolation and buffer-drive functions. The flexible, universal capability of the UCC21220 (with up to 5.5-V VCCI and 18-V VDDA/VDDB) allows the device to be used as a low-side, high-side, high-side/low-side or half-bridge driver for MOSFETs, IGBTs or GaN transistor. With integrated components, advanced protection features (UVLO and disable) and optimized switching performance; the UCC21220 and UCC21220A enable designers to build smaller, more robust designs for enterprise, telecom, automotive, and industrial applications with a faster time to market.

9.2 Typical Application

The circuit in Figure 9-1 shows a reference design with UCC21220 or UCC21220A driving a typical half-bridge configuration which could be used in several popular power converter topologies such as synchronous buck, synchronous boost, half-bridge/full bridge isolated topologies, and 3-phase motor drive applications.




Figure 9-1. Typical Application Schematic

Submit Document Feedback

9.2.1 Design Requirements

Table 9-1 lists reference design parameters for the example application: UCC21220 or UCC21220A driving 650-V MOSFETs in a high side-low side configuration.

Table 9-1. UCC21220 and UCC21220A Design Requirements

PARAMETER	VALUE	UNITS
Power transistor	IPP65R150CFD	-
VCC	5.0	V
VDD	12	V
Input signal amplitude	3.3	V
Switching frequency (f _s)	100	kHz
DC link voltage	400	V

9.2.2 Detailed Design Procedure

9.2.2.1 Designing INA/INB Input Filter

It is recommended that users avoid shaping the signals to the gate driver in an attempt to slow down (or delay) the signal at the output. However, a small input R_{IN} - C_{IN} filter can be used to filter out the ringing introduced by non-ideal layout or long PCB traces.

Such a filter should use an R_{IN} in the range of 0 Ω to 100 Ω and a C_{IN} between 10 pF and 100 pF. In the example, an R_{IN} = 51 Ω and a C_{IN} = 33 pF are selected, with a corner frequency of approximately 100 MHz.

When selecting these components, it is important to pay attention to the trade-off between good noise immunity and propagation delay.

9.2.2.2 Select External Bootstrap Diode and its Series Resistor

The bootstrap capacitor is charged by VDD through an external bootstrap diode every cycle when the low side transistor turns on. Charging the capacitor involves high-peak currents, and therefore transient power dissipation in the bootstrap diode may be significant. Conduction loss also depends on the diode's forward voltage drop. Both the diode conduction losses and reverse recovery losses contribute to the total losses in the gate driver circuit.

When selecting external bootstrap diodes, it is recommended that one chose high voltage, fast recovery diodes or SiC Schottky diodes with a low forward voltage drop and low junction capacitance in order to minimize the loss introduced by reverse recovery and related grounding noise bouncing. In the example, the DC-link voltage is 400 V_{DC} . The voltage rating of the bootstrap diode should be higher than the DC-link voltage with a good margin. Therefore, a 600-V ultrafast diode, MURA160T3G, is chosen in this example.

A bootstrap resistor, R_{BOOT} , is used to reduce the inrush current in D_{BOOT} and limit the ramp up slew rate of voltage of VDDA-VSSA during each switching cycle, especially when the VSSA(SW) pin has an excessive negative transient voltage. The recommended value for R_{BOOT} is between 1 Ω and 20 Ω depending on the diode used. In the example, a current limiting resistor of 2.2 Ω is selected to limit the inrush current of bootstrap diode. The estimated worst case peak current through D_{Boot} is,

$$I_{DBoot(pk)} = \frac{V_{DD} - V_{BDF}}{R_{Boot}} = \frac{12V - 1.5V}{2.7\Omega} \approx 4A \tag{1}$$

where

V_{BDF} is the estimated bootstrap diode forward voltage drop around 4 A.

9.2.2.3 Gate Driver Output Resistor

The external gate driver resistors, R_{ON}/R_{OFF}, are used to:

- 1. Limit ringing caused by parasitic inductances/capacitances.
- Limit ringing caused by high voltage/current switching dv/dt, di/dt, and body-diode reverse recovery.
- 3. Fine-tune gate drive strength, i.e. peak sink and source current to optimize the switching loss.
- 4. Reduce electromagnetic interference (EMI).

As mentioned in Section 8.3.4, the UCC21220 and UCC21220A have a pull-up structure with a P-channel MOSFET and an additional *pull-up* N-channel MOSFET in parallel. The combined peak source current is 4 A. Therefore, the peak source current can be predicted with Equation 2 and Equation 3:

$$I_{OA+} = min \left(4A, \frac{V_{DD} - V_{BDF}}{R_{NMOS} || R_{OH} + R_{ON} + R_{GFET_Int}} \right)$$
(2)

$$I_{OB+} = min \left(4A, \frac{V_{DD}}{R_{NMOS} || R_{OH} + R_{ON} + R_{GFET_Int}} \right)$$
(3)

where

- R_{ON}: External turn-on resistance.
- R_{GFET_INT}: Power transistor internal gate resistance, found in the power transistor datasheet.
- I_{O+} = Peak source current The minimum value between 4 A, the gate driver peak source current, and the calculated value based on the gate drive loop resistance.

In this example:

$$I_{OA+} = \frac{V_{DD} - V_{BDF}}{R_{NMOS} \parallel R_{OH} + R_{ON} + R_{GFET_Int}} = \frac{12V - 0.8V}{1.47\Omega \parallel 5\Omega + 2.2\Omega + 1.5\Omega} \approx 2.3A \tag{4}$$

$$I_{OB+} = \frac{V_{DD}}{R_{NMOS} || R_{OH} + R_{ON} + R_{GFET_Int}} = \frac{12V}{1.47\Omega || 5\Omega + 2.2\Omega + 1.5\Omega} \approx 2.5A$$
(5)

Therefore, the high-side and low-side peak source current is 2.3 A and 2.5 A respectively. Similarly, the peak sink current can be calculated with Equation 6 and Equation 7:

$$I_{OA-} = min \left(6A, \frac{V_{DD} - V_{BDF} - V_{GDF}}{R_{OL} + R_{OFF} || R_{ON} + R_{GFET_Int}} \right)$$
(6)

$$I_{OB-} = min \left(6A, \frac{V_{DD} - V_{GDF}}{R_{OL} + R_{OFF} || R_{ON} + R_{GFET_Int}} \right)$$

$$(7)$$

where

- R_{OFF}: External turn-off resistance, R_{OFF}=0 in this example;
- V_{GDF}: The anti-parallel diode forward voltage drop which is in series with R_{OFF}. The diode in this example is an MSS1P4.
- I_O: Peak sink current the minimum value between 6 A, the gate driver peak sink current, and the calculated value based on the gate drive loop resistance.

In this example,

$$I_{OA-} = \frac{V_{DD} - V_{BDF} - V_{GDF}}{R_{OL} + R_{OFF} \mid\mid R_{ON} + R_{GFET_Int}} = \frac{12V - 0.8V - 0.85V}{0.55\Omega + 0\Omega + 1.5\Omega} \approx 5.0A \tag{8}$$

$$I_{OB-} = \frac{V_{DD} - V_{GDF}}{R_{OL} + R_{OFF} \mid\mid R_{ON} + R_{GFET_Int}} = \frac{12V - 0.85V}{0.55\Omega + 0\Omega + 1.5\Omega} \approx 5.4A \tag{9}$$

Therefore, the high-side and low-side peak sink current is 5.0 A and 5.4A respectively.

Importantly, the estimated peak current is also influenced by PCB layout and load capacitance. Parasitic inductance in the gate driver loop can slow down the peak gate drive current and introduce overshoot and undershoot. Therefore, it is strongly recommended that the gate driver loop should be minimized. On the other hand, the peak source/sink current is dominated by loop parasitics when the load capacitance (C_{ISS}) of the power transistor is very small (typically less than 1 nF), because the rising and falling time is too small and close to the parasitic ringing period.

9.2.2.4 Estimating Gate Driver Power Loss

The total loss, P_G , in the gate driver subsystem includes the power losses of the UCC21220 and UCC21220A (P_{GD}) and the power losses in the peripheral circuitry, such as the external gate drive resistor. Bootstrap diode loss is not included in P_G and not discussed in this section.

P_{GD} is the key power loss which determines the thermal safety-related limits of the UCC21220 and UCC21220A, and it can be estimated by calculating losses from several components.

The first component is the static power loss, P_{GDQ} , which includes quiescent power loss on the driver as well as driver self-power consumption when operating with a certain switching frequency. P_{GDQ} is measured on the bench with no load connected to OUTA and OUTB at a given VCCI, VDDA/VDDB, switching frequency and ambient temperature. Figure 6-6 shows the operating current consumption vs. operating frequency with no load. In this example, $V_{VCCI} = 5 \text{ V}$ and $V_{VDD} = 12 \text{ V}$. The current on each power supply, with INA/INB switching from 0 V to 3.3 V at 100 kHz is measured to be $I_{VCCI} \approx 2.5 \text{ mA}$, and $I_{VDDA} = I_{VDDB} \approx 1.5 \text{ mA}$. Therefore, the P_{GDQ} can be calculated with Equation 10:

$$P_{GDQ} = V_{VCCI} \times I_{VCCI} + V_{VDDA} \times I_{DDA} + V_{VDDB} \times I_{DDB} = 50 \text{mW}$$
(10)

The second component is switching operation loss, P_{GDO} , with a given load capacitance which the driver charges and discharges the load during each switching cycle. Total dynamic loss due to load switching, P_{GSW} , can be estimated with Equation 11:

$$P_{GSW} = 2 \times V_{DD} \times Q_G \times f_{SW}$$
(11)

where

Q_G is the gate charge of the power transistor.

If a split rail is used to turn on and turn off, then VDD is going to be equal to difference between the positive rail to the negative rail.

So, for this example application:

$$P_{GSW} = 2 \times 12V \times 100nC \times 100kHz = 240mW$$
 (12)

Q_G represents the total gate charge of the power transistor switching 480 V at 14 A provided by the datasheet, and is subject to change with different testing conditions. The UCC21220 and UCC21220A gate driver loss on the output stage, P_{GDO}, is part of P_{GSW}. P_{GDO} will be equal to P_{GSW} if the external gate driver resistances are zero, and all the gate driver loss is dissipated inside the UCC21220 and UCC21220A. If there are external turnon and turn-off resistances, the total loss will be distributed between the gate driver pull-up/down resistances and external gate resistances. Importantly, the pull-up/down resistance is a linear and fixed resistance if the source/sink current is not saturated to 4 A/6 A, however, it will be non-linear if the source/sink current is saturated. Therefore, P_{GDO} is different in these two scenarios.

Case 1 - Linear Pull-Up/Down Resistor:

$$P_{GDO} = \frac{P_{GSW}}{2} \times \left(\frac{R_{OH} || R_{NMOS}}{R_{OH} || R_{NMOS} + R_{ON} + R_{GFET_Int}} + \frac{R_{OL}}{R_{OL} + R_{OFF} || R_{ON} + R_{GFET_Int}} \right)$$
(13)

In this design example, all the predicted source/sink currents are less than 4 A/6 A, therefore, the UCC21220 and UCC21220A gate driver loss can be estimated with Equation 14:

$$P_{GDO} = \frac{240 \text{mW}}{2} \times \left(\frac{5\Omega || 1.47\Omega}{5\Omega || 1.47\Omega + 2.2\Omega + 1.5\Omega} + \frac{0.55\Omega}{0.55\Omega + 0\Omega + 1.5\Omega} \right) \approx 60 \text{mW}$$
(14)

Case 2 - Nonlinear Pull-Up/Down Resistor:

$$P_{GDO} = 2 \times f_{SW} \times \left[4A \times \int_{0}^{T_{R_Sys}} \left(V_{DD} - V_{OUTA/B}(t) \right) dt + 6A \times \int_{0}^{T_{F_Sys}} V_{OUTA/B}(t) dt \right]$$
(15)

where

 V_{OUTA/B}(t) is the gate driver OUTA and OUTB pin voltage during the turn on and off transient, and it can be simplified that a constant current source (4 A at turn-on and 6 A at turn-off) is charging/discharging a load capacitor. Then, the V_{OUTA/B}(t) waveform will be linear and the T_{R Svs} and T_{F Svs} can be easily predicted.

For some scenarios, if only one of the pull-up or pull-down circuits is saturated and another one is not, the P_{GDO} will be a combination of Case 1 and Case 2, and the equations can be easily identified for the pull-up and pull-down based on the above discussion. Therefore, total gate driver loss dissipated in the gate driver UCC21220 and UCC21220A, P_{GD}, is:

$$P_{GD} = P_{GDQ} + P_{GDO} \tag{16}$$

which is equal to 127 mW in the design example.

9.2.2.5 Estimating Junction Temperature

The junction temperature (T_J) of the UCC21220 and UCC21220A can be estimated with Equation 17:

$$T_{J} = T_{C} + \Psi_{JT} \times P_{GD} \tag{17}$$

where

T_C is the UCC21220 and UCC21220A case-top temperature measured with a thermocouple or some other instrument, ψ_{JT} is the junction-to-top characterization parameter from the Section 6.4 table. Importantly, ψ_{JT} is developed based on JEDEC standard PCB board and it is subject to change when the PCB board layout is different.

Using the junction-to-top characterization parameter (Ψ_{JT}) instead of the junction-to-case thermal resistance $(R_{\Theta JC})$ can greatly improve the accuracy of the junction temperature estimation. The majority of the thermal energy of most ICs is released into the PCB through the package leads, whereas only a small percentage of the total energy is released through the top of the case (where thermocouple measurements are usually conducted). $R_{\Theta JC}$ can only be used effectively when most of the thermal energy is released through the case, such as with metal packages or when a heatsink is applied to an IC package. In all other cases, use of $R_{\Theta JC}$ will inaccurately estimate the true junction temperature. Ψ_{JT} is experimentally derived by assuming that the amount of energy leaving through the top of the IC will be similar in both the testing environment and the application environment. As long as the recommended layout guidelines are observed, junction temperature estimates can be made accurately to within a few degrees Celsius.

For more information, see the Section 11.1 and Semiconductor and IC Package Thermal Metrics Application Report.

9.2.2.6 Selecting VCCI, VDDA/B Capacitor

Bypass capacitors for VCCI, VDDA, and VDDB are essential for achieving reliable performance. It is recommended that one choose low ESR and low ESL surface-mount multi-layer ceramic capacitors (MLCC) with sufficient voltage ratings, temperature coefficients and capacitance tolerances. Importantly, DC bias on an MLCC will impact the actual capacitance value. For example, a 25-V, 1- μ F X7R capacitor is measured to be only 500 nF when a DC bias of 15 V_{DC} is applied.

9.2.2.6.1 Selecting a VCCI Capacitor

A bypass capacitor connected to VCCI supports the transient current needed for the primary logic and the total current consumption, which is only a few mA. Therefore, a 25-V MLCC with over 100 nF is recommended for this application. If the bias power supply output is a relatively long distance from the VCCI pin, a tantalum or electrolytic capacitor, with a value over 1 µF, should be placed in parallel with the MLCC.

9.2.2.6.2 Selecting a VDDA (Bootstrap) Capacitor

A VDDA capacitor, also referred to as a *bootstrap capacitor* in bootstrap power supply configurations, allows for gate drive current transients up to 6 A, and needs to maintain a stable gate drive voltage for the power transistor.

The total charge needed per switching cycle can be estimated with Equation 18:

$$Q_{Total} = Q_{G} + \frac{I_{VDD} @ 100kHz (No Load)}{f_{SW}} = 100nC + \frac{1.5mA}{100kHz} = 115nC$$
(18)

where

- Q_G: Gate charge of the power transistor.
- I_{VDD}: The channel self-current consumption with no load at 100kHz.

Therefore, the absolute minimum C_{Boot} requirement is:

$$C_{Boot} = \frac{Q_{Total}}{\Delta V_{VDDA}} = \frac{115nC}{0.5V} = 230nF$$
 (19)

where

• ΔV_{VDDA} is the voltage ripple at VDDA, which is 0.5 V in this example.

In practice, the value of C_{Boot} is greater than the calculated value. This allows for the capacitance shift caused by the DC bias voltage and for situations where the power stage would otherwise skip pulses due to load transients. Therefore, it is recommended to include a safety-related margin in the C_{Boot} value and place it as close to the VDD and VSS pins as possible. A 50-V 1- μ F capacitor is chosen in this example.



$$C_{Boot} = 1\mu F$$
 (20)

To further lower the AC impedance for a wide frequency range, it is recommended to have bypass capacitor with a low capacitance value, in this example a 100 nF, in parallel with C_{Boot} to optimize the transient performance.

Note

Too large C_{BOOT} is not good. C_{BOOT} may not be charged within the first few cycles and V_{BOOT} could stay below UVLO. As a result, the high-side FET does not follow input signal command. Also during initial C_{BOOT} charging cycles, the bootstrap diode has highest reverse recovery current and losses.

9.2.2.6.3 Select a VDDB Capacitor

Chanel B has the same current requirements as Channel A, Therefore, a VDDB capacitor (Shown as C_{VDD} in Figure 9-1) is needed. In this example with a bootstrap configuration, the VDDB capacitor will also supply current for VDDA through the bootstrap diode. A 50-V, 10- μ F MLCC and a 50-V, 220-nF MLCC are chosen for C_{VDD} . If the bias power supply output is a relatively long distance from the VDDB pin, a tantalum or electrolytic capacitor with a value over 10 μ F, should be used in parallel with C_{VDD} .

9.2.2.7 Application Circuits with Output Stage Negative Bias

When parasitic inductances are introduced by non-ideal PCB layout and long package leads (e.g. TO-220 and TO-247 type packages), there could be ringing in the gate-source drive voltage of the power transistor during high di/dt and dv/dt switching. If the ringing is over the threshold voltage, there is the risk of unintended turn-on and even shoot-through. Applying a negative bias on the gate drive is a popular way to keep such ringing below the threshold. Below are a few examples of implementing negative gate drive bias.

Figure 9-2 shows the first example with negative bias turn-off on the channel-A driver using a Zener diode on the isolated power supply output stage. The negative bias is set by the Zener diode voltage. If the isolated power supply, V_A , is equal to 17 V, the turn-off voltage will be -5.1 V and turn-on voltage will be 17 V -5.1 V \approx 12 V. The channel-B driver circuit is the same as channel-A, therefore, this configuration needs two power supplies for a half-bridge configuration, and there will be steady state power consumption from R_Z .




Figure 9-2. Negative Bias with Zener Diode on Iso-Bias Power Supply Output

Submit Document Feedback

Figure 9-3 shows another example which uses two supplies (or single-input-double-output power supply). Power supply V_{A+} determines the positive drive output voltage and V_{A-} determines the negative turn-off voltage. The configuration for channel B is the same as channel A. This solution requires more power supplies than the first example, however, it provides more flexibility when setting the positive and negative rail voltages.




Figure 9-3. Negative Bias with Two Iso-Bias Power Supplies

The last example in Figure 9-4 is a single power supply configuration and generates negative bias through a Zener diode in the gate drive loop. The benefit of this solution is that it only uses one power supply and the bootstrap power supply can be used for the high side drive. This design requires the least cost and design effort among the three solutions. However, this solution has limitations:

- 1. The negative gate drive bias is not only determined by the Zener diode, but also by the duty cycle, which means the negative bias voltage will change when the duty cycle changes. Therefore, converters with a fixed duty cycle (about 50%) such as variable frequency resonant convertors or phase shift convertors which favor this solution.
- 2. The high side VDDA-VSSA must maintain enough voltage to stay in the recommended power supply range, which means the low side switch must turn-on or have free-wheeling current on the body (or anti-parallel) diode for a certain period during each switching cycle to refresh the bootstrap capacitor. Therefore, a 100% duty cycle for the high side is not possible unless there is a dedicated power supply for the high side, like in the other two example circuits.






Figure 9-4. Negative Bias with Single Power Supply and Zener Diode in Gate Drive Path

9.2.3 Application Curves

Figure 9-5 and Figure 9-6 shows the bench test waveforms for the design example shown in Figure 9-1 under these conditions: VCC = 5.0 V, VDD = 12 V, $f_{SW} = 100 \text{ kHz}$, $V_{DC-Link} = 400 \text{ V}$.

Channel 1 (Yellow): INA pin signal.
Channel 2 (Blue): INB pin signal.

Channel 3 (Pink): Gate-source signal on the high side power transistor.

Channel 4 (Green): Gate-source signal on the low side power transistor.

In Figure 9-5, INA and INB are sent complimentary 3.3-V, 20%/80% duty-cycle signals with 200ns deadtime. The gate drive signals on the power transistor have a 200-ns dead time with 400V high voltage on the DC-Link, shown in the measurement section of Figure 9-5. Note that with high voltage present, lower bandwidth differential probes are required, which limits the achievable accuracy of the measurement.

Figure 9-6 shows a zoomed-in version of the waveform of Figure 9-5, with measurements for propagation delay and deadtime. Importantly, the output waveform is measured between the power transistors' gate and source pins, and is not measured directly from the driver's OUTA and OUTB pins.



Figure 9-5. Bench Test Waveform for INA/B and OUTA/B



Figure 9-6. Zoomed-In bench-test waveform

10 Power Supply Recommendations

The recommended input supply voltage (VCCI) for UCC21220 and UCC21220A is between 3 V and 5.5 V. The output bias supply voltage (VDDA/VDDB) range from 9.2 V to 25 V. The lower end of this bias supply range is governed by the internal undervoltage lockout (UVLO) protection feature of each device. One must not let VDD or VCCI fall below their respective UVLO thresholds (for more information on UVLO, see Section 8.3.1). The upper end of the VDDA/VDDB range depends on the maximum gate voltage of the power device being driven by UCC21220 and UCC21220A. The UCC21220 and UCC21220A have a recommended maximum VDDA/VDDB of 25 V.

A local bypass capacitor should be placed between the VDD and VSS pins. Position this capacitor as close to the device as possible. A low ESR, ceramic surface mount capacitor is recommended. Place two capacitors, including one with a value of ≈ 10 - μ F for device biasing, and an additional ≤ 100 -nF capacitor in parallel for high-frequency filtering.

Similarly, place a bypass capacitor between the VCCI and GND pins. Given the small amount of current drawn by the logic circuitry within the input side of UCC21220 and UCC21220A, this bypass capacitor has a minimum recommended value of 100 nF.

Submit Document Feedback



11 Layout

11.1 Layout Guidelines

Consider these PCB layout guidelines for in order to achieve optimum performance for the UCC21220 and UCC21220A.

11.1.1 Component Placement Considerations

- Low-ESR and low-ESL capacitors must be connected close to the device between the VCCI and GND pins and between the VDD and VSS pins to support high peak currents when turning on the external power transistor.
- To avoid large negative transients on the switch node VSSA (HS) pin, the parasitic inductances between the source of the top transistor and the source of the bottom transistor must be minimized.
- It is recommended to bypass using a ≥1-nF low ESR/ESL capacitor, C_{DIS}, close to DIS pin when connecting to a μC with distance

11.1.2 Grounding Considerations

- It is essential to confine the high peak currents that charge and discharge the transistor gates to a minimal physical area. This will decrease the loop inductance and minimize noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.
- Pay attention to high current path that includes the bootstrap capacitor, bootstrap diode, local VSSBreferenced bypass capacitor, and the low-side transistor body/anti-parallel diode. The bootstrap capacitor
 is recharged on a cycle-by-cycle basis through the bootstrap diode by the VDD bypass capacitor. This
 recharging occurs in a short time interval and involves a high peak current. Minimizing this loop length and
 area on the circuit board is important for ensuring reliable operation.

11.1.3 High-Voltage Considerations

- To ensure isolation performance between the primary and secondary side, one should avoid placing any PCB traces or copper below the driver device. A PCB cutout is recommended in order to prevent contamination that may compromise the UCC21220 and UCC21220A isolation performance.
- For half-bridge, or high-side/low-side configurations, one should try to increase the clearance distance of the PCB layout between the high and low-side PCB traces.

11.1.4 Thermal Considerations

- A large amount of power may be dissipated by the UCC21220 and UCC21220A if the driving voltage is high, the load is heavy, or the switching frequency is high (refer to Section 9.2.2.4 for more details). Proper PCB layout can help dissipate heat from the device to the PCB and minimize junction to board thermal impedance (θ_{JR}).
- Increasing the PCB copper connecting to VDDA, VDDB, VSSA and VSSB pins is recommended, with priority
 on maximizing the connection to VSSA and VSSB (see Figure 11-2 and Figure 11-3). However, high voltage
 PCB considerations mentioned above must be maintained.
- If there are multiple layers in the system, it is also recommended to connect the VDDA, VDDB, VSSA and VSSB pins to internal ground or power planes through multiple vias of adequate size. Ensure that no traces or coppers from different high-voltage planes overlap.



11.2 Layout Example

Figure 11-1 shows a 2-layer PCB layout example with the signals and key components labeled.





Figure 11-1. Layout Example

Figure 11-2 and Figure 11-3 shows top and bottom layer traces and copper.

Note

There are no PCB traces or copper between the primary and secondary side, which ensures isolation performance.

PCB traces between the high-side and low-side gate drivers in the output stage are increased to maximize the creepage distance for high-voltage operation, which will also minimize cross-talk between the switching node VSSA (SW), where high dv/dt may exist, and the low-side gate drive due to the parasitic capacitance coupling.



Submit Document Feedback



Figure 11-4 and Figure 11-5 are 3D layout pictures with top view and bottom views.

Note

The location of the PCB cutout between the primary side and secondary sides, which ensures isolation performance.




Figure 11-4. 3-D PCB Top View




Figure 11-5. 3-D PCB Bottom View

12 Device and Documentation Support

12.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

Isolation Glossary

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision F (February 2024) to Revision G (November 2024)	Page
Updated Features section to reflect device characteristics	1
Changed CMTI from greater than 100V/ns to greater than 125V/ns	1
Changed maximum propagation delay from 40ns to typical 33ns	1
Deleted bullet on maximum delay matching	1
Changed maximum pulse-width distortion from 5.5ns to 5ns	1
Changed maximum VDD power-up delay from 35us to 10us	1
Changed maximum VDD output drive supply from 18V to 25V	1
Changed operating temperature range to junction temperature range	1
Deleted bullet on rejecting input pulse shorter than 5ns	1
Updated certification to the latest standards	

Product Folder Links: UCC21220 UCC21220A

www.ti.com

•	Changed CMTI from greater than 100V/ns to greater than 125V/ns	1
•	Deleted sentences on input rejecting short transients and input/output withstanding voltage spikes	
•	Changed active pull-down from 2.1V max to 2V max	1
•	Changed 5V UVLO recommended VDD supply minimum from 6V to 6.5V	. 3
•	Changed DIS pin description; leaving DIS pin open would disable the device	. 3
•	Changed VDDA-VSSA and VDDB-VSSB absmax from 20V to 30V	4
•	Changed all -0.5V minimum to -0.3V to keep consistent with newly released datasheets	4
•	Changed all absolute maximum value from supply+0.5V to supply+0.3V to keep consistent with newly released datasheets	. 4
•	Deleted input signal voltage transient spec	. 4
•	Updated ESD spec from HBM = ±4000 and CDM = ±1500 to HBM = ±2000 and CDM = ±1000 to match ES industry standards	D . 4
•	Changed VDDA-VSSA and VDDB-VSSB recommended max from 18V to 25V	
•	Changed 5V-UVLO recommended minimum VDDA/B voltage from 6V to 6.5V	
•	Deleted ambient temperature spec	
•	Changed junction temperature max from 130°C to 150°C	. 4
•	Updated thermal values from RθJA = 68.5°C/W, RθJC(top) = 30.5°C/W, RθJB = 22.8°C/W, ψJT = 17.1°C/W ψJB = 22.5°C/W to RθJA = 80.2°C/W, RθJC(top) = 36.6°C/W, RθJB = 45°C/W, ψJT = 28°C/W, ψJB = 44.3°C/W	
•	Updated values from PD = 1825mW, PDI = 15mW, PDA/PDB = 905mW to PD = 950mW, PDI = 50mW,	
	PDA/PDB = 450mW. Changed test conditions.	
•	Updated DIN EN IEC to the latest standard, updated insulation voltage values	
•	Updated barrier capacitance value	
•	Deleted safety-related certifications section, certification ongoing	. 0
•	Changed IS testing condition. Changed IS value from 75mA (with VDDA/B=12V) to 50mA (with VDDA/B=15V) and 30mA (with VDDA/B=25V).	. 7
•	Updated safety-limiting values from PS = 15mW/905mW/905mW/1825mW to PS = 50mW/750w/750mW/750mW/750mW/750mW/750mW/7	_
	1550mW	
•	Updated IVCCI quiescent current spec Typ value from 1.5mA to 1.4mA	8
•	Updated IVDDA/IVDDB quiescent current spec Typ from 1.0mA to 1.2mA and Max value from 1.8mA to 2.0mA	_
•	Updated IVCCI operating current Typ value from 2.5mA to 2.7mA and added Max value 3.2mA	8
•	Updated IVDDA/IVDDB operating current Typ value from 2.5mA to 2.7mA and added Max value 4.4mA.	
		. 8
•	Updated values from Rising threshold Min = 5.0V, Typ = 5.5V, Max = 5.9V to Min = 5.7V, Typ = 6.0V, Max = 6.3V	. 8
•	Updated values from Falling threshold Min = 4.7V, Typ = 5.2V, Max = 5.6V to Min = 5.4V, Typ = 5.7V, Max = 6.0V	Q
•	Updated values from Rising threshold Min = 8V, Typ = 8.5V, Max = 9V to Min = 7.7V, Typ = 8.5V, Max = 8.9V	. 8
•	Updated values from Falling threshold Min = 7.5V, Typ = 8V, Max = 8.5V to Min = 7.2V, Typ = 7.9V, Max = 8.4V	. 8
•	Updated 8-V UVLO hysteresis typ = 0.5V to 0.6V.	
•	Updated Input high threshold Typ = 1.8V, Max = 2V to Typ = 2V, Max = 2.3V. Deleted Min spec	
•	Deleted Input low threshold voltage Max spec	8
•	Updated Input threshold hysteresis Typ = 0.8V to Typ = 1V	
•	Updated peak current test condition to 0.22uF load capacitance. Changed peak output source current direction	
	Updated output resistance test condition from ±10mA to ±5mA	
	Deleted output voltage at high/low state specs	
	Updated active pull-down Typ = 1.75V, Max = 2.1V to Typ = 1.6V, Max = 2V	
	Changed output rise time Typ from 5ns to 8ns. Deleted Max value	
	Changed output fise time Typ from 6ns to 8ns. Deleted Max value	
	gp	. •



•	Changed minimum pulse width from Typ = 10ns, Max = 20ns to Min = 4ns, Typ = 12ns, Max = 30ns	9
•	Changed propagation delay TPDHL and TPDLH from Typ=28ns, Max = 40ns to Min = 26ns, Typ = 33ns,	Max
	= 45ns	9
•	Changed pulse width distortion max from 5.5ns to 5ns	9
•	Changed propagation delay matching from Max = 5ns to Max = 6.5ns from TJ = -40C to -10C and Max =	: 5ns
	from TJ = -10C to 150C	9
•	Changed VCCI power-up delay from Typ = 40us, Max = 59us to Min = 18us, Typ = 42us, Max = 80us	
•	Deleted VDD power up delay Typ 22us and changed Max from 35us to 10us	9
•	Updated CMTI from Min = 100V/ns to 125V/ns	9
•	Updated thermal curves to match updated characteristics	10
•	Updated typical char plots to show device characteristics	11
•	Deleted language on deglitch filter. Changed minimum pulse width from typical 10ns to 12ns	14
•	Updated UVLO delay to match new specs	15
•	Updated functional block diagram to reflect device characteristics	
•	Changed logic table; leaving DIS pin open disables the driver	19
•	Updated input stage section to match new specs	19
•	Added paragraph on minimum pulse width to Output Stage section	
•	Updated ESD structure diagram to reflect device characteristics	20
•	Updated device operation mode when DIS is floating. Added recommendation of bypass capacitor	21
•	Changed maximum VDDA/VDDB from 18V to 25V	32
	-	



C	hanges from Revision E (May 2019) to Revision F (February 2024)	Page
•	Changed CTI and Material Group values in insulation specifications and added table note	6
C	hanges from Revision D (December 2018) to Revision E (May 2019)	Page
•	Changed Features, Applications, and Description sections	1
	Changed from Functional Diagram to Typical Application	
	Added maximum VCCI Power-up Delay Time: UVLO Rise to OUTA, OUTB	
	Added maximum VDDA, VDDB Power-up Delay Time: UVLO Rise to OUTA, OUTB	
C	hanges from Revision C (August 2018) to Revision D (December 2018)	Page
•	Changed the marketing status of the UCC21220A from Product Preview to initial release	1

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 6-Oct-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
UCC21220AD	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	21220A	
UCC21220ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	21220A	Samples
UCC21220D	LIFEBUY	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	21220	
UCC21220DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	21220	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

www.ti.com 6-Oct-2024

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Oct-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	_	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC21220ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
UCC21220DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Oct-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC21220ADR	SOIC	D	16	2500	356.0	356.0	35.0
UCC21220DR	SOIC	D	16	2500	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Oct-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
UCC21220AD	D	SOIC	16	40	506.6	8	3940	4.32
UCC21220AD	D	SOIC	16	40	505.46	6.76	3810	4
UCC21220D	D	SOIC	16	40	505.46	6.76	3810	4
UCC21220D	D	SOIC	16	40	506.6	8	3940	4.32

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated