SLVA793A june 2016 – august 2023 ESD122 , ESDS304 , TPD1E04U04 , TPD2E1B06 , TPD2EUSB30 , TPD4E004 , TPD4E02B04 , TPD4E05U06-Q1 , TPD6E004
This application note addresses the capacitive loads presented by electrostatic discharge (ESD) protection diodes to high-speed signals. With the industry trend towards smaller chipset sizes with higher data rates, the chipset’s tolerance to transient voltages has decreased, increasing the need for ESD protection diodes. Higher data rates are very sensitive to parasitic capacitance, as a large capacitance can cause impedance mismatches. A large capacitance can distort the signal and cause the data to become corrupted or unreadable. For high speed signals, the ESD protection diodes need to have an ultra-low capacitance to not disrupt the signal transmission. With this dynamic, it becomes important to understand how much capacitance a high-speed signal can tolerate and still maintain proper signal integrity.
All trademarks are the property of their respective owners.
High-speed signals are typically routed by impedance matched transmission lines. This can be in the form of traces on a printed circuit board (PCB) or a cable connecting a source to a sink. ESD protection diodes are usually placed on a PCB very near to the connector where ESD is anticipated. The transmission line architecture of most high speed signals on a PCB is in the form of differential signal pairs. A simplified model of this is shown in Figure 1-1. Each unit length of the transmission line is comprised of an inductor, resistor, and capacitor. In an equivalent circuit with small enough unit lengths, the losses become negligible enough to consider only the inductance and capacitance as shown in Figure 1-2. The equation for the characteristic impedance, Z0, then simply becomes:
The inductance in an ESD protection diode which is in series with the differential line is usually nonexistent (this is especially true for the device that has one protection pin for each protected line) while the parallel capacitance is somewhere on the order of 0.1 pF to 1 pF. This arrangement presents mostly capacitance to the node of the transmission line, so that the characteristic impedance becomes much lower at that point.