Loading [MathJax]/jax/output/SVG/fonts/TeX/fontdata.js
DATA SHEET
TPS65023x Power Management IC (PMIC) With 3 DC/DCs, 3 LDOs, I2C Interface and DVS
1 Features
- 1.7-A, 90% Efficient Step-Down Converter for Processor Core (VDCDC1)
- 1.2-A, Up to 95% Efficient Step-Down Converter for System Voltage (VDCDC2)
- 1.0-A, 92% Efficient Step-Down Converter for Memory Voltage (VDCDC3)
- 30-mA LDO and Switch for Real Time Clock (VRTC)
- 2 × 200-mA General-Purpose LDO
- Dynamic Voltage Management for Processor Core
- Preselectable LDO Voltage Using Two Digital Input Pins
- Externally Adjustable Reset Delay Time
- Battery Backup Functionality
- Separate Enable Pins for Inductive Converters
- I2C-Compatible Serial Interface
- I2C™ Setup and Hold Timing:
- TPS65023: 300 ns
- TPS65023B: 100 ns
- 85-μA Quiescent Current
- Low Ripple PFM Mode
- Thermal Shutdown Protection
- 40-Pin, 5-mm × 5-mm WQFN Package

