SLVSD02E March 2015 – August 2021 TPS65982
PRODUCTION DATA
PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
---|---|---|---|---|---|---|
SWD MULTIPLEXER PATH(1) | ||||||
SWD_RON_U | On resistance of SWD_DATA/CLK to C_USB_TP/TN/BP/BN | Vi = 3.3 V, IO = 20 mA | 35 | 55 | Ω | |
Vi = 1 V, IO = 20 mA | 30 | 46 | ||||
SWD_ROND_U | On resistance difference between P and N paths of SWD_DATA/CLK to C_USB_ TP/TN/BP/BN | Vi = 1 V to 3.3 V, IO = 20 mA | –2.5 | 2.5 | Ω | |
SWD_RON_S | On resistance of SWD_DATA/CLK to C_SBU1/2 | Vi = 3.3 V, IO = 20 mA | 26 | 42 | Ω | |
Vi = = 1 V, IO = 20 mA | 24 | 37 | ||||
SWD_ROND_S | On resistance difference between P and N paths of SWD_DATA/CLK to C_SBU1/2 | Vi = 1V to 3.3 V, IO = 20 mA | –1.5 | 1.5 | Ω | |
SWD_TON | Switch on time from enable of SWD path | Time from enable bit with charge pump off | 150 | μs | ||
Time from enable bit at charge pump steady state | 10 | |||||
SWD_TOFF | Switch off time from disable of SWD path | Time from disable bit at charge pump steady state | 500 | ns | ||
SWD_BW | 3 dB bandwidth of SWD path | CL = 10 pF | 200 | MHz | ||
DEBUG1/2 MULTIPLEXER PATH(1) | ||||||
DB1_RON_U | On resistance DEBUG1/2 to C_USB_TP/TN/BP/BN | Vi = 3.3 V, IO = 20 mA | 14 | 26 | Ω | |
Vi = 1 V, IO = 20 mA | 10 | 17 | ||||
DB1_ROND_U | On resistance difference between P and N paths of DEBUG1/2 to C_USB_TP/TN/BP/BN | Vi = 1 V to 3.3 V, IO = 20 mA | –2.5 | 2.5 | Ω | |
DB1_RON_S | On resistance of DEBUG1/2 to C_SBU1/2 | Vi = 3.3 V, IO = 20 mA | 9.5 | 17 | Ω | |
Vi = 1 V, IO = 20 mA | 6.5 | 12 | ||||
DB1_ROND_S | On resistance difference between P and N paths of Debug path DEBUG1/2 to C_SBU1/2 | Vi = 1 V to 3.3 V, IO = 20 mA | –0.5 | 0.5 | Ω | |
DB1_TON | Switch on time from enable of DEBUG path | Time from enable bit with charge pump off | 150 | μs | ||
Time from enable bit at charge pump steady state | 10 | |||||
DB1_TOFF | Switch off time from disable of DEBUG path | Time from disable bit at charge pump steady state | 500 | ns | ||
DB1_BW | 3dB bandwidth of DEBUG path | CL = 10 pF | 200 | MHz | ||
DEBUG3/4 MULTIPLEXER PATH(1) | ||||||
DB3_RON_U | On resistance of DEBUG3/4 to C_USB_TP/TN/BP/BN | Vi = 3.3 V, IO = 20 mA | 14 | 24 | Ω | |
Vi = 1 V, IO = 20 mA | 9 | 17 | ||||
DB3_ROND_U | On resistance difference between P and N paths of DEBUG3/4 to C_USB_ TP/TN/BP/BN | Vi = 1 V to 3.3V, IO = 20 mA | –1.5 | 1.5 | Ω | |
DB3_RON_S | On resistance of DEBUG3/4 to C_SBU1/2 | Vi = 3.3 V, IO = 20 mA | 9.5 | 18 | Ω | |
Vi = 1 V, IO = 20 mA | 6.5 | 12 | ||||
DB3_ROND_S | On resistance difference between P and N paths of DEBUG3/4 to C_SBU1/2 | Vi = 1 V to 3.3 V, IO = 20 mA | –0.15 | 0.15 | Ω | |
DB3_TON | Switch on time from enable of DEBUG3/4 path | Time from enable bit with charge pump off | 150 | μs | ||
Time from enable bit at charge pump steady state | 10 | |||||
DB3_TOFF | Switch off time from disable of DEBUG3/4 path | Time from disable bit at charge pump steady state | 500 | ns | ||
DB3_BW | 3dB bandwidth of DEBUG3/4 path | CL = 10 pF | 200 | MHz | ||
LSX_R2P/P2R MULTIPLEXER PATH(1) | ||||||
LSX_RON | On resistance of LSX_P2R/R2P to C_SBU1/2 | Vi = 3.3 V, IO = 20 mA | 8.5 | 17 | Ω | |
Vi = 1 V, IO = 20 mA | 5.5 | 11 | ||||
LSX_ROND | On resistance difference between P and N paths of LSX path | Vi = 1 V to 3.3 V, IO = 20 mA | –0.3 | 0.3 | Ω | |
LSX_TON | Switch on time from enable of LSX path | Time from enable bit with charge pump off | 150 | μs | ||
Time from enable bit at charge pump steady state | 10 | |||||
LSX_TOFF | Switch off time from disable of LSX path | Time from disable bit at charge pump steady state | 500 | ns | ||
LSX_BW | 3dB bandwidth of LSX path | CL = 10 pF | 200 | MHz | ||
AUX MULTIPLEXER PATH(1) | ||||||
AUX_RON | On resistance of AUX_P/N to C_SBU1/2 | Vi = 3.3 V, IO = 20 mA | 3.5 | 7 | Ω | |
Vi = 1 V, IO = 20 mA | 2.5 | 5 | ||||
AUX_ROND | On resistance difference between P and N paths of AUX_P/N to C_SBU1/2 | Vi = 1 V to 3.3 V, IO = 20 mA | –0.25 | 0.25 | Ω | |
AUX_TON | Switch on time from enable of AUX_P/N to C_SBU1/2 | Time from enable bit with charge pump off | 150 | μs | ||
Time from enable bit at charge pump steady state | 15 | |||||
AUX_TOFF | Switch off time from disable of AUX_P/N to C_SBU1/2 | Time from disable bit at charge pump steady state | 500 | ns | ||
AUX_BW | 3dB bandwidth of AUX_P/N to C_SBU1/2 path | CL = 10 pF | 200 | MHz | ||
UART MULTIPLEXER PATH (2nd STAGE ONLY)(1)(2) | ||||||
UART_RON | On resistance of UART buffers to C_USB_TP/TN/BP/BN or C_SBU1/2 | Vi = 3.3 V, IO = 20 mA | 3.1 | 12 | Ω | |
UART_TON | Switch on time from enable of UART buffer C_USB_TP/TN/BP/BN or C_SBU1/2 path | Time from enable bit with charge pump off | 150 | µs | ||
Time from enable bit at charge pump steady state | 10 | |||||
UART_TOFF | Switch off time from disable of UART buffer path | Time from disable bit at charge pump steady state | 500 | ns | ||
UART_BW | 3dB bandwidth of UART buffer path | CL = 10 pF | 200 | MHz | ||
USB_RP MULTIPLEXER PATH(1)(3) | ||||||
USB_RON | On resistance of USB_RP to C_USB_TP/TN/BP/BN | Vi = 3 V, IO = 20 mA | 4.5 | 10 | Ω | |
Vi = 400 mV, IO = 20 mA | 3 | 7 | ||||
USB_ROND | On resistance difference between P and N paths of USB_RP to C_USB_TP/TN/BP/BN | Vi = 0.4 V to 3 V, IO = 20 mA | –0.15 | 0.15 | Ω | |
USB_TON | Switch on time from enable of USB USB_RP path | Time from enable bit with charge pump off | 150 | µs | ||
Time from enable bit at charge pump steady state | 15 | |||||
USB_TOFF | Switch off time from disable of USB_RP path | Time from disable bit at charge pump steady state | 500 | ns | ||
USB_BW | 3dB bandwidth of USB_RP path | CL = 10 pF | 850 | MHz | ||
USB_ISO | Off Isolation of USB_RP path | RL = 50 Ω, VI = 800 mV, f = 240 MHz | –19 | dB | ||
USB_XTLK | Channel to Channel crosstalk of USB_RP path | RL = 50 Ω, f = 240 MHz | –26 | dB | ||
C_SBU1/2 OUTPUT | ||||||
R_SBU_OPEN | Resistance of the open C_SBU1/2 paths | Vi = 0 V to LDO_3V3 | 1 | MΩ | ||
R_USB_OPEN | Resistance of the open C_USB_T/B/P/N paths | Vi = 0 V to LDO_3V3 | 1 | MΩ |