Loading [MathJax]/jax/output/SVG/fonts/TeX/fontdata.js
Data Sheet
ADC12DL3200 6.4-GSPS Single-Channel or 3.2-GSPS Dual-Channel,
12-Bit Analog-to-Digital Converter (ADC) With LVDS Interface
1 Features
- ADC Core:
- 12-Bit Resolution
- Up to 6.4 GSPS in Single-Channel Mode
- Up to 3.2 GSPS in Dual-Channel Mode
- Internal Dither for Low-Magnitude, High-Order Harmonics
- Low-Latency LVDS Interface:
- Total Latency: < 10 ns
- Up to 48 Data Pairs at 1.6 Gbps
- Four DDR Data Clocks
- Strobe Signals Simplify Synchronization
- Noise Floor (No Input, VFS = 1.0 VPP-DIFF):
- Dual-Channel Mode: –151.1 dBFS/Hz
- Single-Channel Mode: –154.3 dBFS/Hz
- Buffered Analog Inputs With VCMI of 0 V:
- Analog Input Bandwidth (–3 dB): 8.0 GHz
- Usable Input Frequency Range: > 10 GHz
- Full-Scale Input Voltage (VFS, Default): 0.8 VPP
- Noiseless Aperture Delay (TAD) Adjustment:
- Precise Sampling Control: 19-fs Step
- Simplifies Synchronization and Interleaving
- Temperature and Voltage Invariant Delays
- Easy-to-Use Synchronization Features:
- Automatic SYSREF Timing Calibration
- Timestamp for Sample Marking
- Power Consumption: 3.15 W
