SLVSES4D September 2019 – June 2024 TPS54J060
PRODUCTION DATA
When the device is disabled through EN, it enables the output voltage discharge mode. This mode forces both high-side and low-side FETs to latch off, and turns on the approximately 80-Ω discharge FET which is connected from SW to PGND, to discharge the output voltage. Once the FB voltage drops below 100 mV, then the internal LDO is turned off and the discharge FET is turned off.
The output voltage discharge mode is activated by any of below fault events:
The discharge FET will remain ON for 128 μs after leaving any of the above states.