SLVSFX8A March   2021  – March 2022 TPS2521

PRODUCTION DATA  

  1. 1 Features
  2. 2 Applications
  3. 3 Description
  4. 4 Revision History
  5. 5 Device Comparison Table
  6. 6 Pin Configuration and Functions
  7. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Timing Requirements
    7. 7.7 Switching Characteristics
      1.      15
    8. 7.8 Typical Characteristics
  8. 8 Detailed Description
    1. 8.1 Overview
    2. 8.2 Functional Block Diagram
    3. 8.3 Feature Description
      1. 8.3.1 Input Reverse Polarity Protection
      2. 8.3.2 Undervoltage Lockout (UVLO and UVP)
      3. 8.3.3 Overvoltage Clamp (OVC)
      4. 8.3.4 Inrush Current, Overcurrent, and Short Circuit Protection
        1. 8.3.4.1 Slew Rate (dVdt) and Inrush Current Control
        2. 8.3.4.2 Active Current Limiting
        3. 8.3.4.3 Short-Circuit Protection
      5. 8.3.5 Analog Load Current Monitor
      6. 8.3.6 Reverse Current Protection
      7. 8.3.7 Overtemperature Protection (OTP)
      8. 8.3.8 Fault Response
      9. 8.3.9 Power Good Indication (PG)
    4. 8.4 Device Functional Modes
  9. 9 Application and Implementation
    1. 9.1 Application Information
    2. 9.2 Single Device, Self-Controlled
    3. 9.3 Typical Application
      1. 9.3.1 Application
      2. 9.3.2 Design Requirements
      3. 9.3.3 Detailed Design Procedure
        1. 9.3.3.1 Device Selection
        2. 9.3.3.2 Setting Undervoltage and Overvoltage Thresholds
        3. 9.3.3.3 Setting Output Voltage Rise Time (tR)
        4. 9.3.3.4 Setting Power Good Assertion Threshold
        5. 9.3.3.5 Setting Overcurrent Threshold (ILIM)
        6. 9.3.3.6 Setting Overcurrent Blanking Interval (tITIMER)
      4. 9.3.4 Application Curves
  10. 10Power Supply Recommendations
    1. 10.1 Transient Protection
    2. 10.2 Output Short-Circuit Measurements
  11. 11Layout
    1. 11.1 Layout Guidelines
    2. 11.2 Layout Example
  12. 12Device and Documentation Support
    1. 12.1 Documentation Support
      1. 12.1.1 Related Documentation
    2. 12.2 Receiving Notification of Documentation Updates
    3. 12.3 Support Resources
    4. 12.4 Trademarks
    5. 12.5 Electrostatic Discharge Caution
    6. 12.6 Glossary
  13. 13Mechanical, Packaging, and Orderable Information

8.3.6 Reverse Current Protection

The device functions like an ideal diode and blocks reverse current flow from OUT to IN under all conditions. The device has integrated back-to-back MOSFETs connected in a common drain configuration. The voltage drop between the IN and OUT pins is constantly monitored and the gate drive of the blocking FET (BFET) is adjusted as needed to regulate the forward voltage drop at VFWD. This closed loop regulation scheme (linear ORing control) enables graceful turn off of the MOSFET during a reverse current event and ensures there is no DC reverse current flow.

The device also uses a conventional comparator (VREVTH) based reverse blocking mechanism to provide fast response (tRCB) to transient reverse currents. After the device enters reverse current blocking condition, it waits for the (VIN – VOUT) forward drop to exceed the VFWDTH before it performs a fast recovery to reach full forward conduction state. This provides sufficient hysterisis to prevent supply noise or ripple from affecting the reverse current blocking response. The recovery from reverse current blocking is very fast (tSWRCB). This ensures minimum supply droop which is helpful in applications such as supply MUXing/ORing and USB Fast Role Swap (FRS).

GUID-20210329-CA0I-RKFD-JLHC-VC99JNDWTFZF-low.gif Figure 8-6 Reverse Current Blocking Response

The waveforms below illustrate the reverse current blocking performance in various scenarios.

During fast voltage step at output (for examp-le. hot-plug), the fast comparator based reverse blocking mechanism ensures minimum jump/glitch on the input rail.

GUID-20210325-CA0I-CHQT-NTTM-G66VR4G8MNR8-low.gif Figure 8-7 Reverse Current Blocking Performance During Fast Voltage Step at Output

During slow voltage ramp at output, the linear ORing based reverse blocking mechanism ensures there is no DC current flow from OUT to IN, thereby avoiding input rail from getting slowly charged up to output voltage.

GUID-20210325-CA0I-8KRG-PWKW-PTXLHBHD5VLF-low.gif Figure 8-8 Reverse Current Blocking Performance During Slow Voltage Ramp at Output

When the input supply droops or gets disconnected while the output storage element (capacitor bank or super capacitor) is charged to the full voltage, the linear ORing scheme minimizes the self-discharge from OUT to IN. This ensures maximum hold-up time for the output storage element in critical power back-up applications.

It also prevents incorrect supply presence indication in applications which sense the input voltage to detect if the supply is connected.

GUID-20210325-CA0I-7HN6-BBZV-NLJWGZWNFG7J-low.gif Figure 8-9 Reverse Current Blocking Performance During Input Supply Failure