SLVSGI0C September 2022 – June 2024 DRV8411
PRODUCTION DATA
Figure 8-9 shows the input structure for the logic-level input pins AIN1, AIN2, BIN1, BIN2, and nSLEEP.