SLVUCJ3 February   2023 TPS65220

 

  1.   ABSTRACT
  2.   Trademarks
  3. 1Introduction
  4. 2EEPROM Device Settings
    1. 2.1  Device ID
    2. 2.2  Enable Settings
    3. 2.3  Regulator Voltage Settings
    4. 2.4  Power Sequence Settings
      1. 2.4.1 Power Sequence Settings - Slot assignments
      2. 2.4.2 Power Sequence Settings - Slot Durations
      3. 2.4.3 TPS6522053 Sequence and Power Block Diagram
    5. 2.5  EN / PB / VSENSE Settings
    6. 2.6  Multi-Function Pin Settings
    7. 2.7  Over-Current Deglitch
    8. 2.8  Mask Settings
    9. 2.9  Discharge Check
    10. 2.10 Multi PMIC Config

2.1 Device ID

This section lists all the register settings to identify the supported temperature and the NVM ID with the corresponding revision that represent a list of default register settings.

Table 2-1 Device ID
Register Name Field Name Value Description
TI_DEV_ID TI_DEVICE_ID 0x80 Device specific ID code to identify supported ambient and junction temperature.
NVM_ID TI_NVM_ID 0x53 Identification code for the NVM ID
FACTORY_CONFIG_2 NVM_REVISION 0x2 Identification code for the NVM revision
I2C_ADDRESS_REG I2C_ADDRESS 0x30 I2C address