SLVUCL9 june   2023 TPS65219

 

  1.   1
  2.   ABSTRACT
  3.   Trademarks
  4. 1Introduction
  5. 2EEPROM Device Settings
    1. 2.1  PDN and Sequence Diagrams
      1. 2.1.1 TPS6521907 Sequence and Power Block Diagram
    2. 2.2  Device ID
    3. 2.3  Enable Settings
    4. 2.4  Regulator Voltage Settings
    5. 2.5  Power-Up Sequence Settings
    6. 2.6  Power-Down Sequence Settings
    7. 2.7  EN / PB / VSENSE Settings
    8. 2.8  Multi-Function Pin Settings
    9. 2.9  Over-Current Deglitch
    10. 2.10 Mask Settings
    11. 2.11 Discharge Check
    12. 2.12 Multi PMIC Config

2.12 Multi PMIC Config

The TPS65219 allows to synchronize multiple devices, in case more rails are required to be supplied. The GPIO (pin#16) is an input/output digital pin, however, the input-functionality is only used in multi-PMIC configuration. The I/O-configuration of the GPIO-pin is done by the MULTI_DEVICE_ENABLE bit in MFP_1_CONFIG register. The table below shows the default multi-device register setting. For more information about the TPS65219 multi-PMIC operation, please refer to the device data sheet available on ti.com.

Table 2-17 Multi-PMIC Configuration
Register Name Field Name Value Description
MFP_1_CONFIG MULTI_DEVICE_ENABLE 0x0 Single-device configuration, GPIO pin configured as GPO