SNAU260A October 2020 – February 2021 LMK5C33216
ADVANCE INFORMATION
In Step 2, setup the clock input frequencies and the interface type. Cascaded APLLs can also be assigned from this page using the PLL R-divider and phase detector preview to the right.