SNAU299 January 2024 LMX1214
The main clock output divider is designed with the expectation that the register settings is loaded only once after POR. In some cases, the main clock output divider does not always cleanly transition between divide values if the value is changed after POR. To change the divider value, toggle the RESET bit on the User Controls page and load all registers again (Ctrl+L).