# Application Note **Application Design Guidelines for LM339, LM393, TL331 Family Comparators Including the New B-versions**



Paul Grohe

#### ABSTRACT

The TL331, LM339, LM393, and the next generation B-versions (TL331B, LM339B, LM2901B, LM393B, and LM2903B) are a popular and long-lived family of standard comparators due to the flexibility, availability, and cost-effectiveness. Understanding how these comparators are different than most other comparators before using them in your design helps to promote first time design successes. The front page of the B data sheets contains a table showing the differences in specifications between the various classic devices and the new B device.

# **Table of Contents**

1 Devices Covered in Application Note	2
2 The New TL331B, TL391B, LM339B, LM393B, LM2901B and LM2903B B Versions	4
3 PCN's to Change Classic Die to a New Die Design	5
4 Changes to Package Top Markings	
5 Roughened Leadframe Finish	
6 Input Considerations	13
7 Output Stage Considerations	24
8 Power Supply Considerations	25
9 General Comparator Usage	
10 PSpice and TINA TI Models	
11 Conclusion	
12 Related Documentation	
13 Revision History	
•	

# List of Figures

Figure 3-1. Packing Label Examples - Single TL331 and Dual LM293 / LM393 / LM2903	7
Figure 3-2. Packing Label Examples - Single TL331 and Dual LM293 / LM393 / LM2903	
Figure 3-3. Packing Label Examples - Quad LM139 / LM239 / LM339 / LM2901	
Figure 3-4. Packing Label Examples - "B" devices	10
Figure 4-1. Package Marking Change Comparison	
Figure 5-1. Classic (Shiny) Leadframe	12
Figure 5-2. Roughened (Tarnished) Leadframe	12
Figure 6-1. Simplified Input Stage Schematic with All Current Source Connections	13
Figure 6-2. Simplified "B" Internal Schematic - Ji3 and quad TiB (First PCN)	14
Figure 6-3. Simplified Post-PCN "B" and TiB Internal Schematic with Clamp	15
Figure 6-4. Headroom Taken Up by VBE's and VSAT of Input Stage	16
Figure 6-5. Visual Representation of Input Voltage Range With a 5V Supply	
Figure 6-6. Classic Input Pin I/V Curve With 5V Supply	19
Figure 6-7. Series Resistor And Diode Negative Voltage Protection	
Figure 6-8. Commonly Used Two-Resistor Voltage Divider with Clamping Diode	
Figure 6-9. Split Voltage Divider Negative Voltage Protection	<mark>21</mark>
Figure 6-10. Start-up for Classic die, Output set HIGH	<mark>22</mark>
Figure 6-11. Start-up Behavior for Classic die, Output set LOW	
Figure 6-12. Start-up for B die, Output set High	<mark>22</mark>
Figure 6-13. Start-up for B die, Output set Low	<mark>22</mark>
Figure 6-14. Example of Adding a Capacitor to IN+ While Using Hysteresis	<mark>23</mark>

1

Figure 7-1. Typical Output Low (Saturation) Voltage vs Output Sinking Current	24
Figure 9-1. Best Connections Practices for Single and Dual Supplies.	
Figure 9-2. Less Than Acceptable Connection Practices for Single and Dual Supplies	
Figure 9-3. Potentially Harmful Connection Practices for Single and Dual Supplies	<mark>27</mark>

# Trademarks

All trademarks are the property of their respective owners.

# **1 Devices Covered in Application Note**

This application note includes all comparators devices listed in Table 1-1 including the next generation Bversions which have improved specifications. All of these comparators contain a unique input stage that was revolutionary when released in the early 1970's. Unlike other comparators of that time, the family supported ground level input voltages useful for single supply designs.

# **1.1 Base Part Numbers**

The base part numbering is unconventional, as the numbering was assigned in order of product development. The LMx39/LM2901 guad was released first, followed by the LMx93/LM2903 dual, then followed by the TL331 (TI) and LM397 (National) singles several years later. The -Q1 suffix denotes AEC-Q100 qualified devices. The "-N" in a part name denotes devices acquired from the National Semiconductor acquisition that matched an existing Texas Instruments (TI) base part number. There are no current orderable part number duplicates because National Semiconductor and TI used different package suffixes. Likewise, the next generation versions have the suffix B added which indicates improved specifications. We refer to all the devices listed in Table 1-1 as the LM339 Family throughout this document.

Temperature Range Single Dual			Quad
–55°C to 125°C	TL331-EP	LM193, LM193-MIL, LM193-N, LM193QML, LM193QML-SP, LM293-EP	LM139, LM139-MIL, LM139-N, LM139- SP, LM139A, LM139A-MIL, LM139AQML, LM139AQML-SP, LM239A-EP
–40°C to 125°C	TL331B	LM2903, LM2903V, LM2903AV, LM2903B	LM239A-EP, LM2901, LM2901AV, LM2901V, LM2901B
–40°C to 105°C	TL331K	See –40°C to 125°C	See –40°C to 125°C
–40°C to 85°C	LM397	LM393B, LM2903-N	LM339B, LM2901-N, LM2901EP, LM3302
–25°C to 85°C	TL331I	LM293, LM293-N, LM293A	LM239, LM239-N, LM239A
0°C to 70°C	See – 25°C to 85°C	LM393, LM393-N, LM393A	LM339, LM339-N, LM339A , LM339-MIL
Automotive Q1 (–40°C to 125°C)	TL331B- Q1,TL331- Q1		
Automotive Q0 (–40°C to 150°C)	- IM2903-01 (E Version) -		-

Table 1-1. Base Part Number, Channel Count,	and Temperature Range
---	-----------------------

Including the New B-versions



# 1.2 Input Voltage Offset Grades

There are also grade options for  $V_{IO}$  (also known as  $V_{os}$ ) tolerance. Devices with a A in the part number suffix have better  $V_{IO}$  specifications compared to the same part number without an A.

# Table 1-2. Maximum Input Offset Error at 25°C for Each Base Part Number With V<sub>IO</sub> Grade Options

Single		Du	Dual Quad		ad
Part Number	V <sub>IO</sub> Max 25°C	Part Number	V <sub>IO</sub> Max 25°C	Part Number	V <sub>IO</sub> Max 25°C
LM397	7mV	LM193	5mV	LM139	5mV
TL331	5mV	LM193-MIL	5mV	LM139-MIL	5mV
TL331-EP	5mV	LM193-N	5mV	LM139-N	2mV, 5mV
TL331-Q1	5mV	LM193QML	5mV	LM139-SP	2mV
TL331B	4mV	LM193QML-SP	5mV	LM139A	2mV
TL331B-Q1	4mV	LM2903	7mV	LM139A-MIL	2mV
TL391B	4mV	LM2903-N	7mV	LM139AQML	2mV
TL391B-Q1	4mV	LM2903-Q1	2mV, 7mV	LM139AQML-SP	2mV
		LM2903V	2mV, 7mV	LM239	9mV
		LM293	5mV	LM239-N	5mV
		LM293-EP	5mV	LM239A	3mV
		LM293-N	5mV	LM239A-EP	2.5mV
		LM293A	2mV	LM239A-Q1	2.5mV
		LM393	5mV	LM2901	7mV
		LM393-N	5mV	LM2901-N	7mV
		LM393A	2mV	LM2901-Q1	7mV
		LM393B, LM2903B	2.5mV	LM2901AV	2mV
				LM2901AV-Q1	2mV
				LM2901EP	7mV
				LM2901V	7mV
				LM2901V-Q1	7mV
				LM3302	20mV
				LM339	9mV
				LM339-MIL	5mV
				LM339-N	2mV, 5mV
				LM339A	3mV
				LM339B	5.5mV
				LM2901B	5.5mV
				LM2901B-Q1	5.5mV



# 1.3 Maximum Supply Voltage

The default maximum recommended supply voltage is 30V. Devices having a V in the suffix, denotes maximum voltage up to 32V.

The new B versions, such as the TL331B, LM393B, LM339B, LM2901B, and LM2903B have maximum voltage up to 38V.

# 1.4 High Reliability Options

There are many high reliability options for the single, dual, and quad comparators.

Single comparator product list: TL331-EP.

Dual comparator product list: LM193QML-SP, LM193QML, LM293A-EP, LM293-N, LM2904-EP, LM139AQML, and LM139JAN.

Quad comparator product list: LM139-SP, LM139AQML-SP, LM139-MIL, LM139A-MIL, LM139AQM,L and LM139JAN.

The qualifications and ratings of these devices are not covered in this application note. Please consult the individual device data sheets.

# 2 The New TL331B, TL391B, LM339B, LM393B, LM2901B and LM2903B B Versions

In late 2019, TI introduced a new, updated B design based on a new high-voltage junction-isolated process to replace the classic LM339 design that has existed since the early 1970's. This update allowed for improvements in many specifications and smaller package options.

The new B devices were designed to have equal to, or better-than, performance than the classic devices so that the new devices can easily drop-in replace the classic devices. The front page of the B data sheets contains a convenient table showing the differences in specifications between the various classic devices and the new B device. An example a comparison table is shown in Comparison Table for the LM393B and LM2903B Dual Family.

· · · · · · · · · · · · · · · · · ·								
Specification	LM393B	LM2903B	LM393 LM393A	LM2903	LM2903V LM2903AV	LM193	LM293 LM293A	Units
Supply Voltage	2 to 36	2 to 36	2 to 30	2 to 30	2 to 32	2 to 30	2 to 30	V
Total Supply Current (5V to 36V max)	0.6 to 0.8	0.6 to 0.8	1 to 2.5	1 to 2.5	1 to 2.5	1 to 2.5	1 to 2.5	mA
Temperature Range	-40 to 85	-40 to 125	0 to 70	-40 to 125	-40 to 125	-55 to 125	-25 to 85	°C
ESD (HBM)	2000	2000	1000	1000	1000	1000	1000	V
Offset Voltage (Max over temp)	± 4	± 4	± 9 ± 4	± 15	± 15 ± 4	± 9	± 9 ± 4	mV
Input Bias Current (typ / max)	3.5 / 25	3.5 / 25	25 / 250	25 / 250	25 / 250	25 / 100	25 / 250	nA
Response Time (typ)	1	1	1.3	1.3	1.3	1.3	1.3	µsec

### Comparison Table for the LM393B and LM2903B Dual Family

As shown in the Comparison Table for the LM393B and LM2903B Dual Family example, improvements in the B devices can be seen in wider supply voltage range, lower offset voltage, much lower bias current, faster propagation delay and lower supply current. Similar improvements were made to the Single TL331B and Quad LM339B/2901B.

4



# 3 PCN's to Change Classic Die to a New Die Design

In 2021, Product Change Notifications (PCN) began to be issued to notify customers that the classic die is to be replaced with a new die for most of the LM339 family. These changes are part of our multiyear plan to transition products from our sun-setting 150-milimeter factories to newer, more efficient 300mm manufacturing processes and technologies. This does not effect the new *B* devices as these die are already in the new technology.

These PCN notices contain a list of the devices planned to change. These PCN's are sent to customers directly from the distributors. Most major distributors (Digikey, Mouser) have the PCN notices available on the device product page.

The existing electrical specification limits, part markings and orderable part numbers for the classic devices remain the same. Some of the electrical table typical numbers and graphs can change to reflect any major differences between the old die and new die. The new die devices have passed, or exceeded, all the qualifications of the classic die. A qualification summary is available within the associated PCN.

These high volume device families are assembled at multiple assembly sites, and not all of these assembly sites are converting to the new die at the same time. Therefore, as of this writing, **there is a possibility to receive a mix of classic die and new dies in orders for a given high volume orderable part number** (LM2903DR for example). The mix is between sealed containers (bag or reel) and not mixed within a single rail or reel. The reel or bag label provide the necessary die information.

To determine which die is used, the chip site and fab site location fields on the box label or bag label are viewed. Please see the Section 3.6.

Only the native TI Commercial and Automotive devices are affected by the PCN's. At this time, there are no plans to PCN the ex-National Semiconductor (the *-N*) versions. The Military (/883, -MIL), QML, Space and Rad Hard families using the ex-National die continue with the existing National die. Some native Texas Instruments Military devices can be affected by a PCN. These are listed in the associated PCN.

### 3.1 PCN #1 for Single and Dual (TL331 and LMx93/LM2903)

In March 2021, PCN #20210318001 for the single (TL331) and Dual (LMx93/LM2903) were sent out. The **Single** and **Dual** post-PCN replacements are based on the *B* (Ji3 process) device die.

### 3.2 PCN #2 for Single and Dual (TL331 and LMx93/LM2903)

After these new PCN devices started to appear in the market, apparently some customer designs relied on certain out-of-data sheet behaviors and were causing issues in customer designs. These behaviors are summarized in Section 6.3.

In July 2023, the decision was made to start a second PCN #20230627002 for the single and duals making changes so that certain outside-of-data sheet specifications behavior is more like the *classic* die, particularly Section 6.8 and Section 6.9. The specifications remain the same but using a new process (TiB).

# 3.3 PCN For Quad (LMx39, LM2901)

In 2024, PCN #20231016006 was issued for the **Quad** devices (LMx39/LM2901). The Post-PCN **Quad** die is a redesign on a different TiB process than the single and dual PCN#1. The specifications are similar, but certain outside-of-data sheet specifications behavior is more like the *classic* die.

# 3.4 PCN for B Devices (including -Q1's)

Starting in late 2024, a new PCN was released to convert the Ji3 *B* devices to the new TiB process and to also add a clamp to mimic the classic *output low* behavior of the original Ji1 device. This also applies to the -Q1 Automotive variants.

5



# 3.5 Device PCN Summary

Device PCN Summary summarizes the differences between the pre-PCN and post-PCN behavior. These changes also include the Automotive -Q1 variants.

Device Family (Including -Q1)	Chip Site Origin Packing Label Field	Chip Country Origin Packing Label Field	Die Process	VCM Clamp	Both Inputs Above Input Range Ouptut Behavior		
	(20L) CSO :	(21L) CCO :					
LM139/239/339 (Pre PCN)	SHE	USA	Ji1	N	Low		
LM139/239/339 (Post PCN)	RFB	USA	TiB	Y	Low		
LM339B (Pre PCN)	RFB	USA	TiB	N	High		
LM339B (Post PCN)	RFB	USA	TiB	Y	Low		
LM2901 (Pre PCN)	SHE	USA	Ji1	N	Low		
LM2901 (Post PCN)	RFB	USA	TiB	Y	Low		
LM2901B (Pre PCN)	RFB	USA	TiB	N	High		
LM2901B (Post PCN)	RFB	USA	TiB	Y	Low		
LM193/293/393 (Pre PCN)	SHE	USA	Ji1	N	Low		
LM193/293/393 (Post PCN #1)	CU3	CHN	Ji3	N	High		
LM193/293/393 (Post PCN #2)	RFB	USA	TiB	Y	Low		
LM393B (Pre PCN)	CU3	CHN	Ji3	N	High		
LM393B (Post PCN)	RFB	USA	TiB	Y	Low		
LM2903 (Pre PCN)	SHE	USA	Ji1	N	Low		
LM2903 (Post PCN #1)	CU3	CHN	Ji3	N	High		
LM2903 (Post PCN #2)	RFB	USA	TiB	Y	Low		
LM2903B (Pre PCN)	CU3	CHN	Ji3	N	High		
LM2903B (Post PCN)	RFB	USA	TiB	Y	Low		
TL331 (Pre PCN)	SHE	USA	Ji1	N	Low		
TL331 (Post PCN #1)	CU3	CHN	Ji3	N	High		
TL331 (Post PCN #2)	RFB	USA	TiB	Y	Low		
TL331B (Pre PCN)	CU3	CHN	Ji3	N	High		
TL331B (Post PCN)	RFB	USA	TiB	Y	Low		

#### Table 3-1. Device PCN Summary



# 3.6 Determining Die Version Used

### 3.6.1 Determine Die Used for Single TL331 and Dual LM293, LM393, and LM2903 - PCN #1 (Ji3)

The Single TL331 and Dual LMx39/2903 PCN#1 die use a different fab location than the original *classic* die. This requires looking at the 21L label fields.




Figure 3-1. Packing Label Examples - Single TL331 and Dual LM293 / LM393 / LM2903

For the single and dual, if the Chip Country of Origin (21L) CCO: field says USA, then this is the classic (Ji1) die.

For the single and dual, if the Chip Country of Origin (21L) CCO: field says CHN, then this is the PCN #1 (Ji3) die.

Please ignore the (2P) REV: x field (crossed out above) to determine which die is used. This field is the revision of the particular die used and does not represent which core die design is used. This has caused some confusion in the past.

7



# 3.6.2 Determine Die Used for Single TL331 and Dual LM293, LM393, and LM2903 - PCN #2 (TiB)

The new PCN #2 (TiB) die have a different fab location than the PCN #1 (Ji3) die. This requires looking at the 20L label fields.




Figure 3-2. Packing Label Examples - Single TL331 and Dual LM293 / LM393 / LM2903

For the single and dual, if the Chip Country of Origin (20L) CSO: field says USA, then this is the classic (Ji1) die.

For the single and dual, if the Chip Country of Origin (20L) CSO: field says CHN, then this is the new (TiB) die.

Please ignore the (2P) REV: x field (crossed out above) to determine which die is used. This field is the revision of the particular die used and does not represent which core die design is used. This has caused some confusion in the past.



### 3.6.3 Determine Die Used for Quad LM139, LM239, LM339, and LM2901

Because the classic and new quad die are both fabricated in the USA, attention must now be paid to the particular fab site location (20L) fields.




Figure 3-3. Packing Label Examples - Quad LM139 / LM239 / LM339 / LM2901

For the quad LM139/239/339 or LM2901, if the Chip Site of Origin (20L) CCO: field says SHE, then this is the classic (SFAB) die.

For the quad LM339 or LM2901, if the Chip Site of Origin (20L) CCO: field says RFB, then this is the new (RFAB) die.

Please ignore the(2P) REV: x field (crossed out above) to determine which die is used. This field is the revision of the particular die used and does not represent which core die design is used. This has caused some confusion in the past.



### 3.6.4 Determine Die Used for Post-PCN B Devices

The new TiB die is fabricated in our Richardson, Texas fab (RFB). The previous Ji3 die was fabricated in our China fab (CU3). To determine the location, look at the 20L and 21L lines on the label.




Figure 3-4. Packing Label Examples - "B" devices

If the Chip Country of Origin (21L) CCO: field says CHN, then this is the previous Ji3 die.

If the Chip Site of Origin (20L) CSO: field says RFB, then this is the new TiB die.

Please ignore the(2P) REV: x field (crossed out above) to determine which die is used. This field is the revision of the particular die used and does not represent which core die design is used. This has caused some confusion in the past.



# 4 Changes to Package Top Markings

In early 2022, TI made changes to the device top markings company-wide, and not just specific to the LM339 family. This change was covered in PCN# 20211123004 for most of the LM339 family.




Figure 4-1. Package Marking Change Comparison

The left photo is the previous bar style marking, and the right photo is the new dot style marking.

The package marking changes are:

- 1. The pin 1 bar marking was changed to a single dot or circle
- 2. The TI logo graphic was replaced with the letters TI .
- 3. The underscored *E Category* marking (commonly <u>G4</u> or <u>E4</u>) was eliminated.
- 4. The font was changed to a more Optical Character Recognition (OCR-A) friendly font.

These label changes are gradually being applied across TI, and is possible to get a mix of the two device marking styles in large orders. The marking changes do not directly indicate which die is used, and is still possible to get a *classic* die with the new top marking style.



# **5** Roughened Leadframe Finish

Texas Instruments is implementing a new single-side roughened leadframe. These leadframes are etched prior to plating to purposely roughen the lead surface. Roughening improves the solder adhesion (*solderability*) of the leads.

This roughening can make the leads look *tarnished*, *corroded*, or take on a gray or greenish appearance compared to the traditional *smooth* plated leadframes.




Figure 5-1. Classic (Shiny) Leadframe




Figure 5-2. Roughened (Tarnished) Leadframe

The darker or "tarnished" appearance is due to refraction of light on the rough surface as opposed to the traditional "shiny" mirror-like smooth plating. The light color and spectral purity can influence the appearance. Figure 5-2 shows a rather extreme close-up example of a roughened leadframe.

While the DIP package is shown as an example, the roughening is occurring across multiple package families (SC-70, SOT-23, SOIC, SOP, MSOP, VSSOP, TSSOP, as well as leadless packages).

The roughened leadframes go through the same plating process as the *smooth* leadframes and have passed or exceeded all the required JEDEC and AEC package qualifications. These roughened leadframes are being adopted across TI products and are not just exclusive to the LM339 family.

# **6 Input Considerations**

### 6.1 Input Stage Schematic – The Classic LM339 Family

The simplified classic LM339 Family comparator internal schematic is shown in Figure 6-1. Minus a few devices in the biasing circuitry, the schematic is a fairly true representation of the actual internal circuit.

The input stage consists of the PNP Darlington Input Pairs Q1+Q2, and Q3+Q4, the bias mirror Q10 to provide the operating tail currents, and the active load of Q5 and Q6. The output stage is comprised of Q7, Q12 and output transistor Q8. Diodes D1 through D4 protect the input devices when the inputs are taken above V+.




Figure 6-1. Simplified Input Stage Schematic with All Current Source Connections

The schematic also contains additional current source lines (Q9, D2, Q11, and D3) not drawn in the simplified schematic found in the data sheets. All PNP emitters in the Darlington input stage have current source connections. These current sources maintain a consistent input bias current that does not vary with the differential input voltage. This consistent current provides a high effective input to input resistance. Without these secondary current sources, the input bias current can vary from zero to twice the normal bias current as the differential input voltage is varied.

# 6.2 Input Stage Schematic - New "B" and TiB Devices

For the new B, Ji3 and TiB devices, to improve propagation delay and output drive capability, an additional gain stage consisting of Q13 and Q14 was added to the classic LM339 design.




Figure 6-2. Simplified "B" Internal Schematic - Ji3 and quad TiB (First PCN)

While this additional stage did improve the specifications, the extra stage does add an inversion to the signal path (note that the inputs are now reversed). One effect of this inversion was that Section 6.8 is inverted, causing the B devices output go high. Dedicated ESD protection structures were also added for more robust ESD performance.




Figure 6-3. Simplified Post-PCN "B" and TiB Internal Schematic with Clamp

For the new **Quad LM139/239/339/2901 and post PCN singles and duals** in the new TiB process, a clamp transistor (Q15 in red) was added around Q3 to make sure the output goes low when the input stage is in cut-off.

Normally Q15 does not conduct unless Q2 and Q3 are cut off (when inputs are > Vcc-1V), then Q15 conducts and forces the output low. Eventually, all the future and "B" devices can follow this schematic.

# 6.3 Differences Between the Classic, "B" and Tib Die Devices

While effort was made to make the new devices drop-in compatible with the classic devices, there are differences when operated outside of the data sheet specifications.

One major difference is the Section 6.8 is inverted. The "B" and Ji3 Post-PCN#1 Single and Dual output can go high when both inputs are above VCM.

The Quad and post-PCN "B" devices have a different design, adding a clamp, to mimic the behavior of the *classic* die when both inputs are above VCM (output goes low).

Because the new designs are slightly faster with lower typical offset voltages, the comparator tends to be more sensitive to noise spikes, ringing and glitches that the older, slower classic design possibly ignored. Marginal system designs with excessive ground noise, very noisy input signals, noisy supplies or poor supply bypassing can now show false or multiple triggers. TI recommends proper supply bypassing (100nF minimum) directly between the supply pins. Input signals can be filtered to minimize high frequency noise and transients.

Due to the internal smaller device geometry and tighter junction spacing, the newer B devices tend to be slightly more sensitive to negative input voltages (voltages below the GND pin) and negative supply transients. Please see Section 6.9 for more information to protect against negative inputs.



# 6.4 Input Voltage Range

The data sheet specified input voltage range indicates the allowable minimum and maximum voltages to be applied to the inputs for normal specified operation. When operated outside the specified input range, parametric changes can occur, particularly offset voltage, bias current and propagation delay.

The specified LM339 Family input voltage range (V<sub>ICR</sub>) is 0V (relative to the negative supply pin) to V<sub>CC</sub> – 1.5V at room temperature. However, the actual upper input voltage range reduces by -4mV/°C at cold temperatures. Therefore the specified LM339 Family full temperature range common mode range is 0V to V<sub>CC</sub> – 2V to account for this reduction. The V<sub>CC</sub> – 2V range is strongly recommended for use in all designs.

### 6.5 Input Voltage Range vs. Common Mode Voltage Range

The phrases Common Mode Voltage Range and Input Voltage Range tend to be used interchangeably, but there is an important difference when discussing comparators. The common definition of Common Mode Voltage (CMVR or CMR) is the average of the inverting (-IN) and non-inverting (+IN) input voltages. This definition is acceptable for operational amplifiers where the inputs are kept to less than a millivolt of each other due to negative feedback, but comparator inputs are rarely kept at the same potential and can see several volts of differential voltage under normal operation. If the average value is used, there can be an instance where one input voltage slightly exceeds the input range specification, and the average of the two inputs can still reside within the input range, even though that one input is violating the input range. The average gives a false impression of meeting the input voltage range requirement.

**Note** The input voltage limits must be considered **per input** and **NOT** the average of the two input voltages. If, for example, the calculated input voltage limit is 3.5V, then neither input can exceed 3.5V.

### 6.6 Reason for Input Range Headroom Limitation

The LM339 family was the first truly single-supply, ground sensing comparator, but is not a Rail-to-Rail input device and can only sense up to about 1.5V below  $V_{CC}$ . The input stage requires some headroom to the  $V_{CC}$  supply to provide the needed tail current and biasing to the input devices Q1 through Q4. Assuming a 5V supply, Figure 6-4 shows the necessary voltage drops from the supply voltage down to the input terminal.




Figure 6-4. Headroom Taken Up by VBE's and VSAT of Input Stage



The DC biasing current flows down from  $V_{CC}$ , through the Q10 current source, through the input pair Q2 and Q1, and *out* of the input pin towards ground through the input source resistance.

The required headroom can be analyzed by Counting VBE's, starting at the V<sub>CC</sub> rail and down to the input pin. Starting at V<sub>CC</sub>, about 250-300mV is dropped across the current source Q10 collector-emitter junction (V<sub>SAT10</sub>). Another 600mV is dropped across each of the Base-Emitter junctions of Q2 (V<sub>BE2</sub>) and Q1 (V<sub>BE1</sub>). By adding all the drops together (V<sub>SAT10</sub> + V<sub>BE1</sub> + V<sub>BE2</sub>), there needs to be at least a 1.5V headroom between the input pin and V<sub>CC</sub> for the input stage to bias properly.

If an input is brought above the input limit, that input transistor starts to turn off, and the tail current for that device  $(I_1 \text{ or } I_2)$  is also cut off.




Figure 6-5. Visual Representation of Input Voltage Range With a 5V Supply

Figure 6-5 shows a visual representation of the input voltage range with a single +5 V supply.

Between 0V and 3V ( $V_{CC}$  - 2V), the device is fully operational and functions per the data sheet specifications over the full specified temperature range. The  $V_{CC}$  - 2V limit is the recommended upper input range limit to be utilized for all designs.

The input range from 0 to 3.5V ( $V_{CC}$  - 1.5V) is valid at 25°C and above. The range between 3V and 3.5V can vary over temperature due to the  $V_{BE}$ 's of the transistors changing at -2.1mV/°C. This results in the input voltage range changing at -4.2mV/°C over temperature (note the negative sign!), necessitating the  $V_{CC}$  - 2V over temperature specification. Using the  $V_{CC}$  - 1.5V limit can cause *The design worked fine on the bench, but fails at cold* complaints. Do not make this mistake!

The range between 3.5V and 4V is the *gray* zone, where the device appears to still function at 25°C and above, but critical specifications are deteriorating, such as offset voltage, bias current and particularly propagation delay as the input stage is gradually starved. These effects are not be immediately apparent. Operating at low temperatures *can* cause failures. Operation within this zone must be avoided.

Between 4V and 5V, and even up to 36V, the input stage is cut off and input bias current falls to near zero. The actual cut-off threshold depends on temperature. Comparator operation ceases. DO NOT operate in this area!

# 6.7 Input Voltage Range Feature

A nice feature of the LM339 family (and ONLY applies to the LM339 family devices listed in Table 1-2) is that only one input needs to be within the valid input voltage range for a valid output. The other input can be above the input voltage range or, even above  $V_{CC}$  and the output maintains the correct state.



#### Note

The following feature was originally intended to reassure users of *expected* behavior during fault conditions or transient conditions. The feature is described here only because the functionality has been mentioned in the data sheets over the years. TI strongly advises to stay within the specified input voltage range limits and not to rely on the following feature as part of normal operating conditions. The device does not meet full data sheet specifications in this mode.

This occurs because as long as *one* of the inputs is still within the valid input voltage range, that input pairs tail current  $(I_1 \text{ or } I_2)$  is still flowing, signaling the correct output polarity to the active loads Q5 and Q6.

While this is a nice feature, the feature does come at a cost. When operating outside the specified input voltage limits, performance deteriorates and no longer meets the data sheet specifications. Critical specifications such as offset voltage, bias current and propagation delay are adversely affected. TI still recommends to stay within the data sheet input voltage range specifications.

### 6.8 Both Inputs Above Input Range Behavior

If both inputs exceed the upper input voltage range (Vin > Vcc - 1.5V), both  $I_1$  and  $I_2$  are cut off, so Q7 remains off, which allows the base of Q8 to be pulled-up and saturate, pulling the output low.

### For the classic Ji1 devices, when the inputs exceed the upper input range, the output goes Low. Because of the Section 6.2 in the Ji3 *B* and post-PCN single and dual devices, adding an inversion, the B and post-PCN single and dual devices output goes high. The single and dual PCN #2 in TiB adds a clamp to mimic the classic output low behavior.

Because the inputs have no internal clamp or ESD diodes to  $V_{CC}$ , the input voltage can go up to a maximum of 36V. If the inputs exceed about  $V_{CC}$ -1V, the input blocks current flow due to the reverse biased base-emitter junctions in the input PNP transistors and associated blocking diodes D2 or D4. Current flow is blocked even if  $V_{CC}$  equals 0V. If either input or both inputs exceed the maximum 36V  $V_{CC}$  rating, junction breakdown can occur. This can lead to permanent device damage per the table notes in the respective device's data sheet *Absolute Maximum Ratings* table.

If either input is lower than –0.3V with respect to the negative supply, excessive input current can flow in the substrate and the output can display phase reversal, also called inversion. See the Negative Input Voltages in the following section for further information.

# 6.9 Negative Input Voltages

The LM339 family does not like negative input voltage on any I/O pins, and this is mentioned several times in the data sheets. The LM339 family is built using a junction-isolated die process, wherein all the individual on-die devices are electrically separated from the substrate by a reversed PN junction. This can be thought of as a reversed diode under every circuit node to a common die substrate. These junctions are commonly referred to as the Body Diode or Substrate Diode. For this junction isolation to function properly, the substrate **must** be maintained at the most negative potential. The die substrate is electrically tied to the GND pin, and thus the GND pin must be at the most negative circuit potential for proper operation.

If any pin is brought more negative than the GND pin (substrate), these various substrate junctions and parasitic transistors can start to conduct. Reverse currents now flow in paths that were not designed for current flow and this can cause parasitic devices to appear, leading to malfunctions, or worse, latch-up if the input current is high enough.

Figure 6-6 shows the input current of the input pin with a +5V supply, sweeping the input from -1V to +7V. Noticeable nanoamp currents start to flow when the input is at -0.3V, and increases to several tens of milliamps as the diodes start to conduct.






Figure 6-6. Classic Input Pin I/V Curve With 5V Supply

Section A shows the substrate diode knee starting to conduct at -400mV, with the subsequent increase in reverse current as the negative input voltage is increased.

Section B shows the normal operating Input Bias Current from 0V up to 3.5V. The gray zone can be seen as the current heads up towards zero after 4V.

Section C shows the near zero (picoamp) bias currents as the input devices are reversed and cut off and no base current flows.

When the LM339 Family was originally designed in the early 70's, Electrostatic Discharge (ESD) damage was not as prevalent due to the high breakdown voltages of these older processes, so dedicated ESD protection structures were not included in the LM339 family. Without dedicated ESD structures, there is not a defined current path for reverse currents back to the GND pin. The new B devices do have dedicated ESD structures added to the inputs and output pins for more robust ESD performance.

#### 6.9.1 Maximum Input Current

A commonly misinterpreted specification is the *Maximum Input Current* or *Input Current* specification as listed in the Absolute Maximum Table. For this family, the specification can be as high as 50mA (typically listed as -50mA).

This current is actually the maximum current that can be passed through the reverse biased substrate diode without damage, though the specification does not imply proper operation at that time. This current is seen when a negative voltage is applied to the input attempting to pull the input below the GND pin (-0.5V to -1V). This specification sets a limit on the current as mentioned in the previous section on Negative Input Voltages. At 50mA, improper operation and malfunctions are possible. TI still recommends keeping the current to below 10mA or less.

This specification does NOT relate to a maximum input bias current. When the input voltage is within proper specified operating range (0V to Vcc-2V), the input current can be within the Electrical Specification Tables for maximum bias current (<500nA) and must never approach the milliamp range under normal operation.

#### 6.9.2 Phase Reversal or Inversion

Under certain conditions, the polarity of the output can become incorrect. This scenario, called phase reversal or inversion, occurs when the input of the comparator violates the negative common-mode voltage range. As explained previously, exceeding the positive common mode range tends to result in predictable behavior. But a negative input voltage, relative to the GND pin, can come from unexpected sources, such as switching noise or ground bounce from DC to DC converters. Negative input voltages can also arise from AC capacitor coupled inputs that create a bipolar voltage at the input.

An input voltage of less than –0.3V can cause parasitic device conduction (Figure 6-6, point A) that results in incorrect output behavior. Operation in this region is not defined in the data sheet as this violates the -0.3V absolute maximum specification for input voltage. The input current turns on internal parasitic NPN transistors that steal current from other internal nodes causing output phase reversal.

Do not try to determine phase reversal performance empirically as different units can have different performance across lots and processes. Negative input voltages must be avoided, assuming a single supply configuration, unless the application can accept either the  $V_{OL}$  or  $V_{OH}$  level during the duration of the negative input.

# 6.9.3 Protecting Inputs from Negative Voltages

#### 6.9.3.1 Simple Resistor and Diode Clamp

In cases where a negative input voltage cannot be avoided, such as ringing from inductive sources of bipolar outputs or from direct coupled sensors, a current limiting resistor in series with the input can limit the current to a safe level, as shown in Figure 6-7. The diode must be a Schottky type for lowest forward voltage.

The resistor must be calculated to limit the current to 1mA or less at the highest expected voltage. A good method is to use  $1k\Omega$  per volt of expected over-voltage. So if the maximum expected negative voltage is -5V, the resistor must be at least  $5k\Omega$  or greater. This resistance can be part of the divider or other resistive input network. A similar resistance can be added to the other input for bias current cancellation. The size of the resistor is a compromise between minimum clamp current, bias current error and minimum added delay for AC signals.




Figure 6-7. Series Resistor And Diode Negative Voltage Protection

If the resistor value is too high, interaction with the comparator input bias current and leakage currents of the diode can cause shifts in the threshold points. High resistor values can also cause delays in AC signals due to the time constant of the input and stray capacitance and the resistor.

If the resistor value is too low, the forward voltage of the diode increases due to the higher clamp current, as well as load-down the source while clamping. Lower values are better for AC signals due to the lower delay.

The disadvantage of this simple clamp approach is that the forward voltage of the diode can exceed the -300mV input limit, even when using low forward voltage Schottky type diode.

If large negative input voltages are expected, such as zero crossing detectors or input signals with inductive ringing, which require clamping the negative portion of the input signal, then a low ratio voltage divider must then be used. See Section 6.9.3.2.1.

#### 6.9.3.2 Voltage Divider with Clamp

A very common circuit to measure a bipolar high voltage is a resistor divider with a clamping diode is shown in Figure 6-8. The problem is that the diode does not start clamping the negative until -600mV, well past the -300mV negative input voltage limit.




Figure 6-8. Commonly Used Two-Resistor Voltage Divider with Clamping Diode



#### 6.9.3.2.1 Split Voltage Divider with Clamp

To improve upon the voltage divider described above, the upper voltage divider resistor can be split and apply the clamp diode at the higher tap voltage, as shown in Figure 6-9. The idea is that two bottom resistors (R1B and R2) further divide down the diode clamped voltage to bring the clamped voltage to a safe level at the input.




Figure 6-9. Split Voltage Divider Negative Voltage Protection

The upper common voltage divider resistor R1 is split into two resistors, R1A and R1B, providing a higher voltage tap sample point for the clamp diode. The clamp diode maintains that the tap voltage does not exceed -600mV as the input voltage moves further negative.

With a positive input voltage, the diode is reverse biased and does not conduct, effectively removing the diode from the circuit (except for some small leakage current). The voltage divider R1A + R1B combine create the upper R1 voltage divider resistor against R2.

When the input voltage is negative, the diode clamps the node between R1A and R1B to -600mV. R1B and R2 then create a 3x voltage divider, which results in a safer -200mV on the input. Note that R1A now has the full input voltage across the resistor and needs to be sized appropriately.

The design procedure is fairly simple. The full divider is calculated as a normal two resistor voltage divider, deriving the needed R1 and R2 values. The desired secondary negative R1B divider is then calculated from the existing R2 and required portion of R1.

### 6.10 Power-Up Behavior

At power-up, while the comparator supply (Vcc) is below the minimum supply voltage (< 2V), there can be transitions on the output depending on the supply voltage and input voltages applied at that point-in-time. This can cause problems with designs that require a known start-up state, such as a latching circuit or oscillator. Some existing designs can have inadvertently relied on this behavior.






Figure 6-10. Start-up for Classic die, Output set HIGH




Figure 6-11. Start-up Behavior for Classic die, Output set LOW

Starting from Vcc = 0V up until approximately 0.55V, the output is high-impedance as there is not yet enough supply voltage to bias the output driver current source (Q12) and the output transistor (Q8) base-emitter junctions. The output tracks the pull-up supply through the pull-up resistor.

When the supply reaches the range of 0.55V, the output stage now has *just* enough bias to become active, but the input stage still does not have enough voltage to operate. This is show as Output Awakens in Figure 6-10 and Figure 6-11.

With the output stage functioning and the input stage still inoperative (cut-off), the output behavior in this region is similar to when Section 6.7. This is shown as *Out Of VCM Behavior* in Figure 6-10 and Figure 6-11. The *classic* die output goes low, and the B version remains high-impedance (high).

When the  $V_{CC}$  supply reaches the range of 1V, there is just enough supply voltage to weakly bias the input stage. At this point, the output can start responding to input signals, but proper output is still not specified. This is shown as *Input Stage Starts Functioning* in Figure 6-10 and Figure 6-11.

Once the supply reaches 2V, the input and output stage are fully biased, but the input voltage range is essentially zero (Vcc-2V). The inputs can properly respond to input voltages around zero volts. The input voltage range now increases proportionally with the increasing supply voltage.




Figure 6-12. Start-up for B die, Output set High




Figure 6-13. Start-up for B die, Output set Low

For the B device, shown in Figure 6-12 and Figure 6-13, the behavior is similar, but the output goes high during the out of VCM range. Due to differences in the B process, the output awakens a little higher at 0.7V, and the input stage starts functioning at 1.2V.

For circuits with a slow supply start-up ramp, keep the operating threshold voltages low to make sure the voltages are within the proper operating range as quickly as possible during start-up.

Similar effects can occur during power-down, but in reverse sequence. The remedies can be similar to power-up.




One way to make sure that the comparator is operational during power-down is to add a diode in series with the comparator circuit power supply (including any reference dividers), along with a large comparator bypass capacitor for storage. This way, when the main supply drops, the diode isolates the comparator from the main supply and *holds up* the comparator circuit supply allowing the comparator to still function until the capacitor discharges. Since the LM339 family is an open collector output, the supply current is constant regardless of output state. Some thought is needed as to the pull-up and any reference divider voltage source sequencing during power down.

# 6.11 Capacitors and Hysteresis

Commonly designers add small value capacitors to the inputs to provide filtering, either for EMI filtering or to filter or clean up the input signals.

One common oversight is to add a capacitor ( $C_F$ ) to the non-inverting (IN+) node while using hysteresis (positive feedback), as shown in Figure 6-14



### Figure 6-14. Example of Adding a Capacitor to IN+ While Using Hysteresis

The hysteresis feedback through  $R_{H1}$  shifts the threshold slightly on the very first transition of the output, muting further transitions. Adding the capacitor  $C_F$  delays the hysteresis feedback, possibly allowing multiple transitions (bursting) before and after the transition, or even completely negating the hysteresis feedback action completely. Adding a large capacitor to the output can also have a similar effect (and can be asymmetrical due to the asymmetrical rise and fall times of a open-collector output).

Adding a capacitor to the inverting input is acceptable. The capacitor can be added to the non-inverting (IN+) node when hysteresis is not being used (no  $R_{H1}$ ). If filtering is still required when using hysteresis, the capacitor needs to be placed to the left of  $R_{FB2}$ .

# 6.12 Output to Input Cross-Talk


To prevent oscillations and false-triggering, the output and input traces need to be kept separated when the source impedance is greater than  $25k\Omega$ , The fast output edge rates (< 200ns) can couple through the stray capacitance back into the high-impedance input, particularly at high output voltage swings (>10V). This is important for the dual LMx93 where the inverting input is next to the output pin. The input and output traces must be run at right angles to each-other and never in parallel.



# 7 Output Stage Considerations

# 7.1 Output V<sub>OL</sub> and I<sub>OL</sub>

A critical graph for the output is the Output voltage vs Output Current graph, shown in Figure 7-1. From this graph, the output Low voltage can be determined from the expected sinking load current.



# Figure 7-1. Typical Output Low (Saturation) Voltage vs Output Sinking Current

The graph also shows the current limit, where the output voltage sharply inflects upwards in the 10-20mA region. This region must be avoided as the specified minimum short circuit current is only 6mA (typically 12-16mA) and can vary across devices, lots and temperature. TI recommends sinking currents of less than 5mA.

This graph must also be used to determine the pull-up resistor value needed for a desired output low voltage.

For example, if a  $3.3k\Omega$  resistor is used on a 3.3V pull-up voltage, the resulting current is 1mA when sinking. From the graph, 1mA results in a worst-case (125°C) V<sub>OL</sub> voltage of 90mV. However, if a  $330\Omega$  pull-up resistor is used, the output low voltage is now 350mV, and is also uncomfortably close to the current limit.

# 7.2 Pull-Up Resistor Selection

An open collector output requires a pull-up resistor for the output to go High. An often overlooked design item is the pull-up resistor value. If the pull-up resistor value is too low, the output low pull-up current is excessive, which results in the output low voltage ( $V_{OL}$ ) increasing, causing excessive output power dissipation and increased overall system supply currents.

If the pull-up resistor value is too high, this can result in a larger risetime. The risetime can vary with capacitive load as the risetime is dependent on the time constant of the pull-up resistor and the load capacitance. The result is an exponential risetime instead of a square edge and can effect the overall propagation delay. Falltime is not dependent on the pull-up resistor as the output transistor immediately shorts the output, quickly discharging the load capacitance through a low impedance.

The equation to determine risetime (10-90%), with 5k and 15pF example:

$$risetime = 2.2 * (R_{PULLUP} * C_{LOAD}) = 2.2 * (5k * 15pF) = 165ns$$
 (1)

If risetime is not critical, a higher resistor value can be used to further save system power.

TI recommends a pull-up resistor sink current in the range of 100uA to 1mA for the best compromise of output swing and risetime. For example, with a 5V pull-up voltage and 1mA current, the resistor value is calculated to be  $V_{PULL-UP}$  / 1mA = 5k $\Omega$ . A 4.7k or 5.1k resistor can suffice, as the exact value is not critical. The proper pull-up resistor can be derived from the output saturation curve shown in Figure 7-1. With multiple channel devices, be sure to include the power dissipation of each channel in the total package power dissipation calculation.



# 7.3 Short Circuit Sinking Current

The NPN output transistor has rudimentary self-current limiting. The current limiting protects the device from immediate damage. Device overheating can occur during prolonged shorts to  $V_{CC}$ , especially when the  $V_{CC}$  voltage is higher than 5V. Note that power dissipation in the Comparator is  $((V_{CC} - V_{OUT}) \times I_{OUT})$ . The current limit magnitude decreases as die temperature increases.

The Comparator has no over-temperature shutdown circuitry. Therefore, excessive power dispassion can lead to very high die temperature. The data sheet absolute maximum ratings table warns that shorts to  $V_{CC}$ , for even very short periods, can lead to excessive heat dissipation and eventual destruction. Note that the power dissipation for each channel must be included in the total device dissipation calculation.

### 7.4 Pulling Output Up Above Vcc

The output can be pulled-up to 36V, independent of the supply voltage (even  $V_{CC} = 0V!$ ). Caution must be taken so that the output does not exceed the -0.3V to +36V limits. If the output is run off-board or past EMI producing devices, protection devices such as Zeners or TVS' must be used.

### 7.5 Negative Voltages Applied to Output

Similar to the inputs, any negative voltages applied to the output can cause similar effects as described in Section 6.9. Watch for inductive kick-back when driving inductive loads such as relays, transformers or long cables.

# 7.6 Adding Large Filter Capacitors To Output

Commonly designers add large capacitors (100pF to >10uF) directly from the output to ground in an attempt to filter the output to reduce noise on the output or reset timing circuits. TI discourages this practice as this can cause several problems.

A charged capacitor can source peak currents of several amps. When the output goes low, the output must then short the charged capacitor, which causes the output to go into current limit. Long-term, this can stress the output. If discharging a capacitor with the output is desired, as in a timing application, a series current limiting resistor must be used to keep the peak current below 10mA or less. Adding the series resistor, with the appropriate adjustment to the capacitor value, provides a more controlled discharge as the resistor swamps out the slight device variations in the short circuit current. If a series resistor is unacceptable, then an external discrete pass transistor or MOSFET must be used.

Of course, adding the output capacitor increases the propagation delay by directly affecting the risetime and falltime.

Adding a large output capacitor can affect any added hysteresis feedback by adding a delay and slowing the output edges, resulting in bursting or outright cancellation of the hysteresis.

Instead, TI recommends filtering the input signal and using hysteresis instead of brute-force filtering of the output with a capacitor. These techniques can maintain the proper propagation delay while minimizing chatter or false triggers on noisy signals. Please see *AN-74 LM139/LM239/LM339 A Quad of Independently Functioning Comparators*, application note for more information about adding hysteresis to filter noise.

# 8 Power Supply Considerations

### 8.1 Supply Bypassing

The supply must be free of noise and transients to avoid false transitions. The recommended supply bypass capacitor is a 0.1uF ceramic capacitor. The capacitor must be placed as close to the supply pins as possible to a solid ground. Because the output is open-collector, the supply pin only supplies current for the comparator quiescent current, so load transient currents are minimal. Further bypassing must be at the pull-up resistor if the resistor is located remotely. The GND pin must be returned to a solid ground as the pin can contain fast output load transients.

### 8.1.1 Low V<sub>CC</sub> Guidance

The minimum  $V_{CC}$  for some devices in this family is 2V. For lower supply voltages, such as those in the range of 2V to 3V, pay careful attention to the input voltage range. Note that the input range is especially limited



at the device's lowest operating temperature, particularly the -40°C and -55°C devices. At a 2V supply, the input voltage range limit is *at* 0V over temperature. For supply voltages below 5V, TI recommends devices optimized for low voltage operation, such as the TL331LV, LM393LV, LM339LV, or TLV70x1 families of low voltage comparators.

### 8.1.2 Split Supply use

The LM339 Family can be used with split ( $\pm$ V) supplies, where the GND pin becomes V<sub>EE</sub> or V- (the most negative supply voltage), provided that the difference between the supplies (V<sub>CC</sub> - V<sub>EE</sub>) does not exceed the specified maximum supply voltage (36V). Do note that the output now swings to the negative V<sub>EE</sub> supply and not to common ground, so level shifting or external pass device is be necessary for ground referenced logic levels. Be mindful of the limited positive input voltage range at low split supply voltages. A +5V/-5V split supply has only a -5V to +2V input range!

# 9 General Comparator Usage

# 9.1 Unused Comparator Connections

### 9.1.1 Do Not Connect Inputs Directly to Ground

For both used and unused comparators, the inputs must not be connected directly to ground or any other low impedance node. Always add some resistance to limit the current to less than 10mA, regardless of any possible fault condition. All the input pins have a diode from the input to the device's GND, or V–, pin. In dual supply applications, the GND pin is the most negative. However, during power up, power down, or supply faults, the GND pin can become positive. If this occurs then a grounded input pin can have potentially damaging current flow due to the input diode. Even if the GND pin is also grounded, such as in single supply applications, there is a possibility that the input ground can be negative relative to the op amp's internal ground node. Ground differences occur when there is poor layout or high current transients,  $\Delta I/\Delta t$ . Adding 1k $\Omega$  to 10k $\Omega$  series resistors to the input pin is acceptable in most applications.

### 9.1.2 Unused Comparator Input Connections

Occasionally applications do not need all the comparators in a dual or quad package. The unused channels must be connected in a way that is safe for the unused comparator and doesn't affect the used comparators. The best connection method puts the comparator into the normal operation range and no inputs are connected directly to low impedance nodes. The output of the comparator must be left open and not connected.




Figure 9-1. Best Connections Practices for Single and Dual Supplies

Increasing the input resistor to  $10M\Omega$  maintains linear operation as the input bias current (I<sub>b</sub>), which flows out of the input pin towards ground, raises the non-inverting input voltage beyond the input offset voltage range. V<sub>OL</sub> Full V<sub>ID</sub> is better suited for lower voltage applications as there is no reason to apply a large input voltage difference even though the comparator allows these large voltages. The V<sub>OL</sub> (I<sub>IB</sub> Biased) method uses the input bias current to raise the voltage on the inverting input. If used, place the  $10M\Omega$  resistor close to the inverting input pin to reduce noise pickup. No inputs can be connected directly to low impedance nodes such as ground,  $V_{CC}$  or  $V_{EE}$ .  $V_{OH}$  alternatives are also acceptable; just swap the input pins.

The next set of connections in Figure 9-2 is not recommended, but these configurations are not considered harmful methods of terminating unused channels. The  $V_{OH}$  alternatives that swap the inputs are also not recommended methods of terminating unused channels.




Figure 9-2. Less Than Acceptable Connection Practices for Single and Dual Supplies

The last set of connections, shown in Figure 9-3, demonstrates improper setups that can cause output noise chatter or device damage if the GND pin were to ever become positive relative to the input pin.




Figure 9-3. Potentially Harmful Connection Practices for Single and Dual Supplies

# 9.1.3 Leave Outputs Floating

TI recommends leaving the unused output pins floating. While the output can be grounded, as the output cannot source current, there are leakage currents to V+ that can occur at high temperatures and high voltages, just as previously discussed for the inputs. To avoid any issues with these currents or other transient conditions, just let the outputs float.

# 9.1.4 Prototyping

If the board is a breadboard or prototype, not hard-wiring the inputs and leaving the outputs floating allows the future use of the unused channels if needed for fixes or expansion. The resistors can be removed and wires soldered to the pads or pins for breadboarding. This is true of all the multi-channel comparators, amplifiers and logic gates.



# 10 PSpice and TINA TI Models

PSpice models are available for both the classic and new B devices. The models are located in the respective product folders below the Design & Development -> Design tools & simulation tab. The core model is the same for the TINA and PSpice model.

The models model typical behavior at room temperature, and since most of the family have similar typical at room, the model can be used for any device in the family.

There is an older, simple transistor-level model for the classic devices, and a newer model for the B devices.

#### Note

The newer B model has a feature that forces the output to one-half of the comparator supply voltage (Vcc/2), regardless of pull-up voltage, when the input range or supply range is violated. This is purposely designed to alert the user that there is a problem. The actual device does not do this and reacts as described in the previous sections. The B model does not model the one input within range functionality, and instead, forces the Vcc/2 output error if either input range is violated.

# 11 Conclusion

The LM339, LM393, TL331 and variants are among the most popular, cost effective and long-lived standard comparators. Using this app note to understand the pros, cons and how this family differs from more modern comparators increases the likelihood of a successful design. Although most analog designers continue to use these devices, improvements in op amp design, process technology and our understanding of comparator applications over the past four decades have led to the development of better and easier to use comparators.

# 12 Related Documentation

# 12.1 Related Links

28

The following lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

- Texas Instruments, LMx39 (TI version) Core, data sheet.
- Texas Instruments, LMx39-N (National version) Core, data sheet.
- Texas Instruments, LMx93 Data Sheet (TI Version) Core, data sheet.
- Texas Instruments, LMx93-N (National Version) Core, data sheet.
- Texas Instruments, TL331 Core, data sheet.
- Texas Instruments, LM397 (National version of Single), data sheet.
- Texas Instruments, AN-74 A Quad of Independently Functioning Comparators, application note.
- Texas Instruments, TI Precision Labs – Op Amps: Comparator Applications (Comparators section).
- Texas Instruments, Analog Engineers Circuit Cookbook: Amplifiers (Comparators Applications section).
- Texas Instruments, Comparator Input Types



С	hanges from Revision E (June 2024) to Revision F (December 2024)	Page
•	Added PCN section for "B" devices	5
•	Added section to determine PCN "B" devices	10
•	Added Leadframe Finish section	12
•	Added Post-PCN clamped example schematic	14

C	hanges from Revision D (December 2023) to Revision E (June 2024)	Page
•	Updated the numbering format for tables, figures and cross-references throughout the document	1
•	Added PCN #1 for Single and Dual (TL331 and LMx93/LM2903) section	5
•	Added PCN #2 for Single and Dual (TL331 and LMx93/LM2903) section	5
•	Added PCN For Quad (LMx39/LM2901) section	<mark>5</mark>
•	Updated Device PCN Summary table	6
	Added Determining Die Version Used section	

Changes from Revision C (April 2023) to Revision D (December 2023)	Page
Added Quad to PCN Information section	5
Added Device PCN Summary table	6
Added Determine Die Used for Single and Dual section	
Added Determine Die Type for Quads	
Added Changes to Package Top Markings section	11
Updated input range behavior into separate sections	
Deleted mention of clamp for LM339B	
Added Maximum Input Current section	
Added Power-up Behavior section	21
Added Capacitors and Hysteresis section	23
Added PSpice and TINA TI Models section	

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated