SNVSCE6A October   2023  – May 2024 TPS3762-Q1

PRODUCTION DATA  

  1.   1
  2. 1 Features
  3. 2 Applications
  4. 3 Description
  5. 4 Device Nomenclature
  6. 5 Device Comparison
  7. 6 Pin Configuration and Functions
  8. 7 Specifications
    1. 7.1 Absolute Maximum Ratings
    2. 7.2 ESD Ratings
    3. 7.3 Recommended Operating Conditions
    4. 7.4 Thermal Information
    5. 7.5 Electrical Characteristics
    6. 7.6 Switching Requirements
    7. 7.7 Timing Requirements
  9. 8 Timing Diagrams
  10. 9 Typical Characteristics
  11. 10Detailed Description
    1. 10.1 Overview
    2. 10.2 Functional Block Diagram
    3. 10.3 Feature Description
      1. 10.3.1 Input Voltage (VDD)
        1. 10.3.1.1 Undervoltage Lockout (VPOR < VDD < UVLO)
        2. 10.3.1.2 Power-On Reset (VDD < VPOR )
      2. 10.3.2 SENSE
        1. 10.3.2.1 Reverse Polarity Protection
        2. 10.3.2.2 SENSE Hysteresis
      3. 10.3.3 Output Logic Configurations
        1. 10.3.3.1 Open-Drain
        2. 10.3.3.2 Active-Low (RESET)
        3. 10.3.3.3 Latching
        4. 10.3.3.4 UVBypass
      4. 10.3.4 User-Programmable Reset Time Delay
        1. 10.3.4.1 Reset Time Delay Configuration
      5. 10.3.5 User-Programmable Sense Delay
        1. 10.3.5.1 Sense Time Delay Configuration
      6. 10.3.6 Built-In Self-Test
    4. 10.4 Device Functional Modes
  12. 11Application and Implementation
    1. 11.1 Application Information
    2. 11.2 Adjustable Voltage Thresholds
    3. 11.3 Typical Application
      1. 11.3.1 Design 1: Off-Battery Monitoring
        1. 11.3.1.1 Design Requirements
        2. 11.3.1.2 Detailed Design Procedure
          1. 11.3.1.2.1 Setting Voltage Threshold
          2. 11.3.1.2.2 Meeting the Sense and Reset Delay
          3. 11.3.1.2.3 Setting Supply Voltage
          4. 11.3.1.2.4 Initiating Built-In Self-Test and Clearing Latch
        3. 11.3.1.3 Application Curves
    4. 11.4 Power Supply Recommendations
      1. 11.4.1 Power Dissipation and Device Operation
    5. 11.5 Layout
      1. 11.5.1 Layout Guidelines
      2. 11.5.2 Layout Example
  13. 12Device and Documentation Support
    1. 12.1 Receiving Notification of Documentation Updates
    2. 12.2 Support Resources
    3. 12.3 Trademarks
    4. 12.4 Electrostatic Discharge Caution
    5. 12.5 Glossary
  14. 13Revision History
  15. 14Mechanical, Packaging, and Orderable Information

10.3.6 Built-In Self-Test

The TPS3762-Q1 has a Built-In Self-Test (BIST) feature that runs diagnostics internally in the device. During power-up BIST is initiated automatically after crossing VDD(min). During BIST the BIST pin and RESET output asserts low and deasserts if the BIST test completes successfully indicating no internal faults in the device. The length of the BIST and BIST assertion is specified by tBIST. If BIST is not successful, the BIST pin will say asserted low signifying an internal fault. The RESET output will stay assert on BIST failure. During BIST, the device is not monitoring the SENSE pin for faults and the RESET is not dependent on the SENSE pin voltage. The BIST sequence of internal tests verifies the internal signal chain of the device by checking for faults on the internal comparators on the SENSE pin, bandgap voltage, and the RESET output. See Figure 10-10 for more details.

TPS3762-Q1 TPS3762-Q1 Start-Up SequenceFigure 10-10 TPS3762-Q1 Start-Up Sequence

After a successful power-up sequence, BIST can be initiated any time with a logic high input (VBIST_EN or VBIST_EN/LATCH_CLR > 1.3V) on the BIST_EN / LATCH_CLR pin. BIST initiates and the BIST pin asserts only if the SENSE pin is not in a overvoltage or undervoltage fault mode. During this BIST test time period, tBIST, BIST pin asserts low to signify that BIST has started and RESET assertion is dependent on the device variant. Upon a successful BIST the BIST pin and RESET pin are deasserted. If BIST is not successful due to an internal device not working properly, the RESET pin and BIST pin remain asserted low signifying a fault internal to the device. See Figure 10-11 and Figure 10-12 for more details.

TPS3762-Q1 BIST With RESET AssertionFigure 10-11 BIST With RESET Assertion
TPS3762-Q1 BIST With No RESET AssertionFigure 10-12 BIST With No RESET Assertion
TPS3762-Q1 BIST Fail With RESET AssertionFigure 10-13 BIST Fail With RESET Assertion
TPS3762-Q1 BIST Fail With No RESET AssertionFigure 10-14 BIST Fail With No RESET Assertion