SPNS240A October 2014 – June 2015 RM41L232
PRODUCTION DATA.
Texas Instruments (TI) offers an extensive line of development tools for the Hercules™ Safety generation of MCUs, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.
The following products support development of Hercules™-based applications:
Software Development Tools
Hardware Development Tools
This section gives a brief overview of the steps to take when first developing for a RM4x MCU device. For more detail on each of these steps, see the following:
To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all devices.Each device has one of three prefixes: X, P, or null (no prefix) (for example, xRM46L852). These prefixes represent evolutionary stages of product development from engineering prototypes through fully qualified production devices/tools.
Device development evolutionary flow:
x and P devices and TMDX development-support tools are shipped against the following disclaimer:
"Developmental product is intended for internal evaluation purposes."
Production devices have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.
Predictions show that prototype devices have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.
Figure 8-1 illustrates the numbering and symbol nomenclature for the RM41L232.
The following documents describe the RM41L232 microcontroller.
The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.
Hercules, Code Composer Studio, XDS100, XDS560, E2E are trademarks of Texas Instruments.
ARM, Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and.
CoreSight is a trademark of ARM Limited.
All other trademarks are the property of their respective owners.
This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
The device identification code register identifies several aspects of the device including the silicon version. The details of the device identification code register are shown in Table 8-1. The device identification code register value for this device is:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
CP-15 | UNIQUE ID | TECH |
R-1 | R-00000000100100 | R-0 |
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
TECH | I/O VOLTAGE | PERIPH PARITY | FLASH ECC | RAM ECC | VERSION | 1 | 0 | 1 |
R-101 | R-0 | R-1 | R-10 | R-1 | R-00001 | R-1 | R-0 | R-1 |
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset |
BIT | FIELD | VALUE | DESCRIPTION |
---|---|---|---|
31 | CP15 | Indicates the presence of coprocessor 15 | |
1 | CP15 present | ||
30-17 | UNIQUE ID | 100100 |
Silicon version (revision) bits. This bit field holds a unique number for a dedicated device configuration (die). |
16-13 | TECH | Process technology on which the device is manufactured. | |
0101 | F021 | ||
12 | I/O VOLTAGE | I/O voltage of the device. | |
0 | I/O are 3.3v | ||
11 | PERIPHERAL PARITY | Peripheral Parity | |
1 | Parity on peripheral memories | ||
10-9 | FLASH ECC | Flash ECC | |
10 | Program memory with ECC | ||
8 | RAM ECC | Indicates if RAM memory ECC is present. | |
1 | ECC implemented | ||
7-3 | REVISION | 0 | Revision of the Device. |
2-0 | FAMILY ID | 101 | The platform family ID is always 0b101 |
The two die ID registers at addresses 0xFFFFFF7C and 0xFFFFFF80 form a 64-bit die id with the information as shown in Table 8-2.
ITEM | NO. OF BITS | BIT LOCATION |
---|---|---|
X Coord. on Wafer | 12 | 0xFFFFFF7C[11:0] |
Y Coord. on Wafer | 12 | 0xFFFFFF7C[23:12] |
Wafer # | 8 | 0xFFFFFF7C[31:24] |
Lot # | 24 | 0xFFFFFF80[23:0] |
Reserved | 8 | 0xFFFFFF80[31:24] |
The following communications modules have received certification of adherence to a standard.