Table 2-7 contains the routing specifications for DQS, DQ, and DM routing groups. Each byte lane is routed and matched independently.
To use length matching (in mils) instead of time delay (in ps), multiply the time delay (in ps) limit by 5. The microstrip routes propagate faster than stripline routes. A standard practice when using length matching is to divide the microstrip length by 1.1, to achieve a compensated length to normalize the microstrip length with the stripline length and to align with the delay limits provided (see Section 1.5).
Table 2-7 Data Group Routing
SpecificationsNumber | Parameter | MIN | MAX | UNIT |
---|
DRS31 | BYTE0 length | | 500 | ps (10) |
DRS32 | BYTE1 length | | 500 | ps |
DRS36 | DQSn+ to DQSn-
skew | | 0.4 | ps |
DRS37 | DQSn to DQn skew (2)(3) | | 2 | ps |
DRS38 | Vias per trace | | 2 (1) | vias |
DRS39 | Via count
difference | | 0 (9) | vias |
DRS310 | Center-to-center BYTEn
to other DDR4 trace spacing (5) | 4 | | w (4) |
DRS311 | Center-to-center DQn to
other DQn trace spacing (6) | 3 | | w (4) |
DRS312 | DQSn center-to-center
spacing (7)(8) | See notes below | |
DRS313 | DQSn center-to-center
spacing to other net | 4 | | w (4) |
(1) Max value is based upon conservative signal integrity approach. This value could be extended only if detailed signal integrity analysis of rise time and fall time confirms desired operation.
(2) Length matching is only done within a byte. Length matching across bytes is neither required nor recommended.
(3) Each DQS pair is length matched to its associated byte.
(4) Center-to-center spacing is allowed to fall to minimum 2w for up to 500 mils of routed length (only near endpoints).
(5) Other DDR4 trace spacing means other DDR4 net classes not within the byte.
(6) This applies to spacing within the net classes of a byte.
(7) DQS pair spacing is set to ensure proper differential impedance.
(8) The user must control the impedance so that inadvertent impedance mismatches are not created. Generally speaking, center-to-center spacing should be either 2w or slightly larger than 2w to achieve a differential impedance equal to twice the single-ended impedance, Zo, on that layer.
(9) Via count difference may increase by 1 only if accurate 3-D modeling of the signal flight times – including accurately modeled signal propagation through vias – has been applied to ensure DQn skew and DQSn to DQn skew maximums are not exceeded.
(10) PCB track length shown as ps is a normalized representation of length. 1 ps can be equated to 5 mils as a simple transformation. This is stripline equivalent length where velocity compensation must be used for all segments routed as microstrip track.