SPRACU5C June 2021 – September 2023 AM2431 , AM2432 , AM2434 , AM6411 , AM6412 , AM6421 , AM6422 , AM6441 , AM6442
For pin mapping information related to RGMII interface, refer Signal Descriptions, CPSW3G, MAIN Domain, RGMII1 Signal Descriptions and RGMII2 Signal Descriptions sections of the device-specific data sheet.
For pin mapping information related to RMII interface, refer Signal Descriptions, CPSW3G, MAIN Domain, RMII1 and RMII2 Signal Descriptions section of the device-specific data sheet.
CPSW3G MDIO0, CPSW3G RMII1, CPSW3G RMII2, and CPSW3G RGMII1 have one or more signals which can be multiplexed to more than one pin. Timing requirements and switching characteristics defined in this section are only valid for specific pin combinations known as IOSETs. Valid pin combinations or IOSETs for these interfaces can be found in the tables of the CPSW3G IOSETs section of device-specific data sheet.
Based on the interface required, for information on valid IOSETs, valid pin combinations of each CPSW3G MDIO0 IOSET, CPSW3G RMII1 and RMII2 IOSET, and CPSW3G RGMII1 IOSET, refer Timing and Switching Characteristics, Peripherals, CPSW3G IOSETs section of the device-specific data sheet.
RMII_REF_CLK is common to both RMII1 and RMII2. For proper operation, all pin multiplexed signal assignments must use the same IOSET. Both RMII ports share a single RMII_REF_CLK. This clock can be the input to PRG1_PRU0_GPO10 pin for IOSET1 or the input to PRG1_PRU0_GPO10 pin for IOSET2. All RMII signals must be configured to pins associated with IOSET1 or IOSET2. It is not allowed to split the clock assignment between IOSETs (connecting clock to one of the IOSET and interface signals to the other IOSET). The clock path for each IOSET is timing closed relative to the signals associated with its respective IOSET. The delay difference between the two clock paths are not relative.