SPRUIU1C July 2020 – February 2024 DRA821U , DRA821U-Q1
The DCC module supports two selectable clock sources for Counter0 and Counter1. Counter0 receives CLOCK0[0] at reset. Counter1 receives CLOCK1 at reset. Figure 12-2923 shows the DCC functional block diagram.