(2) Only GPIOs enabled through from the
CTRLMMR_WKUP_PADCONFIG0 to CTRLMMR_WKUP_PADCONFIG93 or from the
CTRLMMR_PADCONFIG0 to CTRLMMR_PADCONFIG172 registers for a particular
instance can operate on I/O pins. For more information see Pad
Configuration Registers.