SPRUJ28E November   2021  – September 2024 AM68 , AM68A , TDA4AL-Q1 , TDA4VE-Q1 , TDA4VL-Q1

 

  1.   1
  2.   Read This First
    1.     About This Manual
    2.     Related Documentation From Texas Instruments
    3.     Glossary
    4.     Support Resources
    5.     Export Control Notice
    6.     Release History
    7.     Trademarks
  3. 1 Introduction
    1. 1.1 Device Overview
      1. 1.1.1 Device Overview Feature List
      2. 1.1.2 Device Block Diagram
      3. 1.1.3 Modules Allocation and Instances within Device Domains
    2. 1.2 Module Descriptions
      1. 1.2.1  Arm Cortex-A72 Subsystem
      2. 1.2.2  Arm Cortex-R5F Processor
      3. 1.2.3  C71x DSP Subsystem
      4. 1.2.4  Graphics Processing Unit
      5. 1.2.5  Video Accelerator
      6. 1.2.6  Vision Pre-processing Accelerator
      7. 1.2.7  Depth and Motion Perception Accelerator
      8. 1.2.8  Navigator Subsystem
      9. 1.2.9  Region-based Address Translation Module
      10. 1.2.10 Data Routing Unit
      11. 1.2.11 Display Subsystem
      12. 1.2.12 Camera Subsystem
      13. 1.2.13 Shared D-PHY Transmitter
      14. 1.2.14 Multicore Shared Memory Controller
      15. 1.2.15 DDR Subsystem
      16. 1.2.16 General Purpose Input/Output Interface
      17. 1.2.17 Inter-Integrated Circuit Interface
      18. 1.2.18 Improved Inter-Integrated Circuit Interface
      19. 1.2.19 Multi-channel Serial Peripheral Interface
      20. 1.2.20 Universal Asynchronous Receiver/Transmitter
      21. 1.2.21 Peripheral Component Interconnect Express Subsystem
      22. 1.2.22 Universal Serial Bus (USB) Subsystem
      23. 1.2.23 SerDes
      24. 1.2.24 General Purpose Memory Controller with Error Location Module
      25. 1.2.25 Multimedia Card/Secure Digital Interface
      26. 1.2.26 Enhanced Capture Module
      27. 1.2.27 Enhanced Pulse-Width Modulation Module
      28. 1.2.28 Enhanced Quadrature Encoder Pulse Module
      29. 1.2.29 Controller Area Network
      30. 1.2.30 Audio Tracking Logic
      31. 1.2.31 Multi-channel Audio Serial Port
      32. 1.2.32 Timers
      33. 1.2.33 Internal Diagnostics Modules
      34. 1.2.34 Analog-to-Digital Converter
      35. 1.2.35 Gigabit Ethernet Switch
      36. 1.2.36 Octal Serial Peripheral Interface and HyperBus Memory Controller as a Flash Subsystem
      37. 1.2.37 Security Management Subsystem
    3. 1.3 Device Identification
  4. 2 Memory Maps
    1. 2.1 MAIN Memory Map
    2. 2.2 MCU Memory Map
    3. 2.3 WKUP Memory Map
    4. 2.4 Processors View Memory Map
      1. 2.4.1 COMPUTE_CLUSTER0 Memory Map
      2. 2.4.2 DMPAC0 Memory Map
      3. 2.4.3 R5FSS0 Memory Map
      4. 2.4.4 R5FSS1 Memory Map
      5. 2.4.5 MCU_NAVSS0 Memory Map
      6. 2.4.6 MCU_R5FSS0 Memory Map
      7. 2.4.7 MCU_SA3_SS0 Memory Map
      8. 2.4.8 WKUP_SMS0 Memory Map
    5. 2.5 Region-based Address Translation
  5. 3 System Interconnect
    1. 3.1 System Interconnect Overview
    2. 3.2 System Interconnect Functional Description
      1. 3.2.1 Quality of Service (QoS)
      2. 3.2.2 Route ID
      3. 3.2.3 Initiator-Side Security Controls (ISC)
        1. 3.2.3.1 Special System Level Priv-ID
      4. 3.2.4 Firewalls (FW)
        1. 3.2.4.1 Peripheral Firewalls (FW)
        2. 3.2.4.2 Memory or Region-based Firewalls
          1. 3.2.4.2.1 Region Based Firewall Functional Description
          2. 3.2.4.2.2 Channelized Firewalls
            1. 3.2.4.2.2.1 Channelized Firewall Functional Description
      5. 3.2.5 Null Error Reporting
      6. 3.2.6 Initiator-Target Connections
  6. 4 Initialization
    1. 4.1 Initialization Overview
      1. 4.1.1 ROM Code Overview
      2. 4.1.2 Bootloader Modes
      3. 4.1.3 Terminology
    2. 4.2 Boot Process
      1. 4.2.1 MCU ROM Code Architecture
        1. 4.2.1.1 Main Module
        2. 4.2.1.2 X509 Module
        3. 4.2.1.3 Buffer Manager Module
        4. 4.2.1.4 Log and Trace Module
        5. 4.2.1.5 System Module
        6. 4.2.1.6 Protocol Module
        7. 4.2.1.7 Driver Module
      2. 4.2.2 SMS ROM Description
      3. 4.2.3 Boot Process Flow
      4. 4.2.4 MCU Only vs Normal Boot
    3. 4.3 Boot Mode Pins
      1. 4.3.1  MCU_BOOTMODE Pin Mapping
      2. 4.3.2  BOOTMODE Pin Mapping
        1. 4.3.2.1 Primary Boot Mode Selection
        2. 4.3.2.2 Backup Boot Mode Selection When MCU Only = 0
        3. 4.3.2.3 Primary Boot Mode Configuration
        4. 4.3.2.4 Backup Boot Mode Configuration
      3. 4.3.3  No-boot/Dev-boot Configuration
      4. 4.3.4  Hyperflash Boot Device Configuration
      5. 4.3.5  OSPI Boot Device Configuration
      6. 4.3.6  QSPI Boot Device Configuration
      7. 4.3.7  SPI Boot Device Configuration
      8. 4.3.8  xSPI Boot Device Configuration
      9. 4.3.9  I2C Boot Device Configuration
      10. 4.3.10 MMC/SD Card Boot Device Configuration
      11. 4.3.11 eMMC Boot Device Configuration
        1. 4.3.11.1 eMMC Flash
      12. 4.3.12 Ethernet Boot Device Configuration
      13. 4.3.13 USB Boot Device Configuration
      14. 4.3.14 PCIe Boot Device Configuration
      15. 4.3.15 UART Boot Device Configuration
      16. 4.3.16 Serial NAND Boot Device Configuration
      17. 4.3.17 PLL Configuration
        1. 4.3.17.1 MCU_PLL0, MCU_PLL2, Main PLL0, and Main PLL3
        2. 4.3.17.2 MCU_PLL1
        3. 4.3.17.3 Main PLL1
        4. 4.3.17.4 Main PLL2
        5. 4.3.17.5 HSDIV Values
        6. 4.3.17.6 128
    4. 4.4 Boot Parameter Tables
      1. 4.4.1  Common Header
      2. 4.4.2  PLL Setup
      3. 4.4.3  PCIe Boot Parameter Table
      4. 4.4.4  I2C Boot Parameter Table
      5. 4.4.5  OSPI/QSPI/SPI Boot Parameter Table
      6. 4.4.6  Ethernet Boot Parameter Table
      7. 4.4.7  USB Boot Parameter Table
      8. 4.4.8  MMCSD Boot Parameter Table
      9. 4.4.9  UART Boot Parameter Table
      10. 4.4.10 Hyperflash Boot Parameter Table
      11. 4.4.11 Serial NAND Boot Parameter Table
    5. 4.5 Boot Image Format
      1. 4.5.1 Overall Structure
      2. 4.5.2 X.509 Certificate
      3. 4.5.3 Organizational Identifier (OID)
      4. 4.5.4 X.509 Extensions Specific to Boot
        1. 4.5.4.1 Boot Info (OID 1.3.6.1.4.1.294.1.1)
        2. 4.5.4.2 Image Integrity (OID 1.3.6.1.4.1.294.1.2)
      5. 4.5.5 Extended Boot Info Extension
        1. 4.5.5.1 Impact on HS Device
        2. 4.5.5.2 Extended Boot Info Details
        3. 4.5.5.3 Certificate / Component Types
        4. 4.5.5.4 Extended Boot Encryption Info
        5. 4.5.5.5 Component Ordering
        6. 4.5.5.6 Memory Load Sections Overlap with Executable Components
        7. 4.5.5.7 Device Type and Extended Boot Extension
      6. 4.5.6 Generating X.509 Certificates
        1. 4.5.6.1 Key Generation
          1. 4.5.6.1.1 Degenerate RSA Keys
        2. 4.5.6.2 Configuration Script
      7. 4.5.7 Image Data
    6. 4.6 Boot Modes
      1. 4.6.1 I2C Bootloader Operation
        1. 4.6.1.1 I2C Initialization Process
          1. 4.6.1.1.1 Block Size
          2. 4.6.1.1.2 165
        2. 4.6.1.2 I2C Loading Process
          1. 4.6.1.2.1 Loading a Boot Image From EEPROM
      2. 4.6.2 SPI Bootloader Operation
        1. 4.6.2.1 SPI Initialization Process
        2. 4.6.2.2 SPI Loading Process
      3. 4.6.3 QSPI Bootloader Operation
        1. 4.6.3.1 QSPI Initialization Process
        2. 4.6.3.2 QSPI Loading Process
      4. 4.6.4 OSPI Bootloader Operation
        1. 4.6.4.1 OSPI Initialization Process
        2. 4.6.4.2 OSPI Loading Process
      5. 4.6.5 PCIe Bootloader Operation
        1. 4.6.5.1 PCIe Initialization Process
        2. 4.6.5.2 PCIe Loading Process
      6. 4.6.6 Ethernet Bootloader Operation
        1. 4.6.6.1 Ethernet Initialization Process
        2. 4.6.6.2 Ethernet Loading Process
          1. 4.6.6.2.1 Ethernet Boot Data Formats
            1. 4.6.6.2.1.1 Limitations
            2. 4.6.6.2.1.2 BOOTP Request
              1. 4.6.6.2.1.2.1 MAC Header (DIX)
              2. 4.6.6.2.1.2.2 IPv4 Header
              3. 4.6.6.2.1.2.3 UDP Header
              4. 4.6.6.2.1.2.4 BOOTP Payload
              5. 4.6.6.2.1.2.5 TFTP
        3. 4.6.6.3 Ethernet Hand Over Process
      7. 4.6.7 USB Bootloader Operation
        1. 4.6.7.1 USB-Specific Attributes
          1. 4.6.7.1.1 DFU Device Mode
      8. 4.6.8 MMCSD Bootloader Operation
      9. 4.6.9 UART Bootloader Operation
        1. 4.6.9.1 Initialization Process
        2. 4.6.9.2 UART Loading Process
          1. 4.6.9.2.1 UART XMODEM
        3. 4.6.9.3 UART Hand-Over Process
    7. 4.7 Boot Memory Maps
      1. 4.7.1 Memory Layout/MPU
      2. 4.7.2 Global Memory Addresses Used by ROM Code
      3. 4.7.3 Memory Reserved by ROM Code
  7. 5 Device Configuration
    1. 5.1 Control Module (CTRL_MMR)
      1. 5.1.1 CTRL_MMR Overview
      2. 5.1.2 CTRL_MMR Functional Description
        1. 5.1.2.1  Register Partitions
        2. 5.1.2.2  Pad Configuration Registers
        3. 5.1.2.3  Kick Protection Registers
        4. 5.1.2.4  Proxy Addressing Registers
        5. 5.1.2.5  CTRL_MMR Interrupts
        6. 5.1.2.6  Inter-processor Communication Registers
        7. 5.1.2.7  Timer IO Muxing Control Registers
        8. 5.1.2.8  EHRPWM/EQEP Control and Status Registers
        9. 5.1.2.9  Clock Muxing and Division Registers
        10. 5.1.2.10 Module Control Registers
        11. 5.1.2.11 DDRSS Dynamic Frequency Change Registers
        12. 5.1.2.12 MAC Address Registers
        13. 5.1.2.13 Feature Registers
        14. 5.1.2.14 Power and Reset Related Registers
        15. 5.1.2.15 I/O Debounce Control Registers
      3. 5.1.3 Control Module Registers
    2. 5.2 Power
      1. 5.2.1 Power Management Overview
      2. 5.2.2 WKUP_PSC0 Device-Specific Information
      3. 5.2.3 Power Management Subsystems
        1. 5.2.3.1 POK, PRG_PP, and POR Modules
          1. 5.2.3.1.1 Power OK (POK) Modules
            1. 5.2.3.1.1.1 POK Overview
          2. 5.2.3.1.2 PoR/Reset Generator (PRG_PP) Modules
            1. 5.2.3.1.2.1 PRG / PRG_PP Overview
          3. 5.2.3.1.3 Power on Reset (POR) Module
            1. 5.2.3.1.3.1 POR Overview
          4. 5.2.3.1.4 Timing
          5. 5.2.3.1.5 Restrictions
          6. 5.2.3.1.6 PRG_PP Programming Model
        2. 5.2.3.2 Power Glitch Detect (PGD) Modules
        3. 5.2.3.3 Voltage and Thermal Manager (VTM)
          1. 5.2.3.3.1 VTM Overview
            1. 5.2.3.3.1.1 VTM Features
            2. 5.2.3.3.1.2 VTM Not Supported Features
          2. 5.2.3.3.2 VTM Functional Description
            1. 5.2.3.3.2.1 VTM Temperature Status and Thermal Management
              1. 5.2.3.3.2.1.1 10-bit Temperature Values Versus Temperature
            2. 5.2.3.3.2.2 VTM Temperature Driven Alerts and Interrupts
            3. 5.2.3.3.2.3 VTM ECC Aggregator
            4. 5.2.3.3.2.4 VTM Programming Model
              1. 5.2.3.3.2.4.1 VTM Maximum Temperature Outrange Alert
              2. 5.2.3.3.2.4.2 Sensors Programming Sequences
            5. 5.2.3.3.2.5 AVS-Class0
      4. 5.2.4 Dynamic Power Management
        1. 5.2.4.1 AVS Support
    3. 5.3 Reset
      1. 5.3.1 Reset Overview
      2. 5.3.2 Reset Modules
      3. 5.3.3 Reset Sources
      4. 5.3.4 Reset Status
      5. 5.3.5 Reset Control
      6. 5.3.6 BOOTMODE Pins
      7. 5.3.7 Reset Sequences
        1. 5.3.7.1 MCU_PORz Overview
        2. 5.3.7.2 MCU_PORz Sequence
        3. 5.3.7.3 MCU_RESETz Sequence
        4. 5.3.7.4 PORz Sequence
        5. 5.3.7.5 RESET_REQz Sequence
      8. 5.3.8 PLL Behavior on Reset
    4. 5.4 Clocking
      1. 5.4.1 Clocking Overview
      2. 5.4.2 Modules Controlled by PLL
      3. 5.4.3 Clock Mapping
      4. 5.4.4 Clock Inputs
        1. 5.4.4.1 Overview
        2. 5.4.4.2 Mapping of Clock Inputs
      5. 5.4.5 Clock Outputs
        1. 5.4.5.1 Observation Clock Pins
          1. 5.4.5.1.1 MCU_OBSCLK0 Pin
          2. 5.4.5.1.2 OBSCLK0, OBSCLK1, and OBSCLK2 Pins
        2. 5.4.5.2 System Clock Pins
          1. 5.4.5.2.1 MCU_SYSCLKOUT0
          2. 5.4.5.2.2 SYSCLKOUT0
      6. 5.4.6 Device Oscillators
        1. 5.4.6.1 Device Oscillators Integration
          1. 5.4.6.1.1 Oscillators with External Crystal
          2. 5.4.6.1.2 Internal RC Oscillator
        2. 5.4.6.2 Oscillator Clock Loss Detection
      7. 5.4.7 PLLs
        1. 5.4.7.1  WKUP and MCU Domains PLL Overview
        2. 5.4.7.2  MAIN Domain PLLs Overview
        3. 5.4.7.3  PLL Reference Clocks
          1. 5.4.7.3.1 PLLs in MCU Domain
          2. 5.4.7.3.2 PLLs in MAIN Domain
        4. 5.4.7.4  Generic PLL Overview
          1. 5.4.7.4.1 PLLs Output Clocks Parameters
            1. 5.4.7.4.1.1 PLLs Input Clocks
            2. 5.4.7.4.1.2 PLL Output Clocks
              1. 5.4.7.4.1.2.1 PLLTS16FFCLAFRAC2 Type Output Clocks
              2. 5.4.7.4.1.2.2 PLL Lock
              3. 5.4.7.4.1.2.3 HSDIVIDER
              4. 5.4.7.4.1.2.4 ICG Module
              5. 5.4.7.4.1.2.5 PLL Power Down
              6. 5.4.7.4.1.2.6 PLL Calibration
          2. 5.4.7.4.2 PLL Spread Spectrum Modulation Module
            1. 5.4.7.4.2.1 Definition of SSMOD
            2. 5.4.7.4.2.2 SSMOD Configuration
        5. 5.4.7.5  PLLs Device-Specific Information
          1. 5.4.7.5.1 SSMOD Related Bitfields Table
          2. 5.4.7.5.2 Clock Synthesis Inputs to the PLLs
          3. 5.4.7.5.3 Clock Output Parameter
          4. 5.4.7.5.4 Calibration Related Bitfields
        6. 5.4.7.6  PLL and PLL Controller Connection
        7. 5.4.7.7  System Clocks Operating Frequency Ranges
        8. 5.4.7.8  Recommended Clock and Control Signal Transition Behavior
        9. 5.4.7.9  Interface Clock Specifications
        10. 5.4.7.10 PLL, PLLCTRL, and HSDIV Controllers Programming Guide
          1. 5.4.7.10.1 PLL Initialization
            1. 5.4.7.10.1.1 Kick Protection Mechanism
            2. 5.4.7.10.1.2 PLL Initialization to PLL Mode
            3. 5.4.7.10.1.3 PLL Programming Requirements
              1. 5.4.7.10.1.3.1 PLL Calibration Procedure
          2. 5.4.7.10.2 Entire Sequence for Programming PLLCTRL, HSDIV, and PLL
    5. 5.5 Module Integration
      1. 5.5.1  ADC
        1. 5.5.1.1 ADC Unsupported Features
        2. 5.5.1.2 ADC Integration Details
      2. 5.5.2  ATL
        1. 5.5.2.1 ATL Unsupported Features
        2. 5.5.2.2 ATL Integration Details
      3. 5.5.3  CPSW2G
        1. 5.5.3.1 CPSW2G Unsupported Features
        2. 5.5.3.2 MCU_CPSW2G0 Integration Details
        3. 5.5.3.3 CPSW2G0 Integration Details
      4. 5.5.4  CSI_RX
        1. 5.5.4.1 CSI_RX Unsupported Features
        2. 5.5.4.2 CSI_RX Integration Details
      5. 5.5.5  CSI_TX
        1. 5.5.5.1 CSI_TX Unsupported Features
        2. 5.5.5.2 CSI_TX Integration Details
      6. 5.5.6  DCC
        1. 5.5.6.1 DCC Unsupported Features
        2. 5.5.6.2 DCC Integration Details
      7. 5.5.7  DMTIMER (Timer)
        1. 5.5.7.1 DMTIMER (Timer) Unsupported Features
        2. 5.5.7.2 DMTIMER (Timer) Integration Details
      8. 5.5.8  DPHY_RX
        1. 5.5.8.1 DPHY_RX Unsupported Features
        2. 5.5.8.2 DPHY_RX Integration Details
      9. 5.5.9  DPHY_TX
        1. 5.5.9.1 DPHY_TX Unsupported Features
        2. 5.5.9.2 DPHY_TX Integration Details
      10. 5.5.10 DSS/DSI
        1. 5.5.10.1 DSS Unsupported Features
        2. 5.5.10.2 DSI Unsupported Features
        3. 5.5.10.3 DSS/DSI Integration Details
          1. 5.5.10.3.1 DSS Pixel Clock Sourcing
      11. 5.5.11 eCAP
        1. 5.5.11.1 eCAP Unsupported Features
        2. 5.5.11.2 eCAP Integration Details
      12. 5.5.12 ePWM
        1. 5.5.12.1 ePWM Unsupported Features
        2. 5.5.12.2 ePWM Integration Details
      13. 5.5.13 ESM
        1. 5.5.13.1 ESM Unsupported Features
        2. 5.5.13.2 ESM Integration Details
      14. 5.5.14 FSS
        1. 5.5.14.1 FSS Unsupported Features
        2. 5.5.14.2 FSS Integration Details
      15. 5.5.15 GPIO
        1. 5.5.15.1 GPIO Unsupported Features
        2. 5.5.15.2 GPIO Integration Details
      16. 5.5.16 GPMC
        1. 5.5.16.1 GPMC Unsupported Features
        2. 5.5.16.2 GPMC Integration Details
      17. 5.5.17 GPU
        1. 5.5.17.1 GPU Unsupported Features
        2. 5.5.17.2 GPU Integration Details
      18. 5.5.18 I2C
        1. 5.5.18.1 WKUP_I2C0 Unsupported Features
        2. 5.5.18.2 MCU_I2C[1:0] Unsupported Features
        3. 5.5.18.3 I2C[6:0] Unsupported Features
        4. 5.5.18.4 I2C Integration Details
      19. 5.5.19 I3C
        1. 5.5.19.1 I3C Unsupported Features
        2. 5.5.19.2 I3C Integration Details
      20. 5.5.20 MCAN
        1. 5.5.20.1 MCAN Unsupported Features
        2. 5.5.20.2 MCAN Integration Details
      21. 5.5.21 MMCSD
        1. 5.5.21.1 MMCSD Unsupported Features
        2. 5.5.21.2 MMCSD Integration Details
      22. 5.5.22 McASP
        1. 5.5.22.1 McASP Unsupported Features
        2. 5.5.22.2 McASP Integration Details
      23. 5.5.23 McSPI
        1. 5.5.23.1 MCSPI Unsupported Features
        2. 5.5.23.2 MCSPI Integration Details
      24. 5.5.24 Navigator Subsystem (NAVSS)
        1. 5.5.24.1 Module Allocations
        2. 5.5.24.2 Main Navigator SubSystem (NAVSS)
          1. 5.5.24.2.1 Global Event Map (All NavSS)
          2. 5.5.24.2.2 PSIL System Thread Map (All NAVSS)
          3. 5.5.24.2.3 VBUSM Route ID Table
          4. 5.5.24.2.4 NAVSS Interrupt Router Configuration
          5. 5.5.24.2.5 NAVSS Ring Accelerator Configuration
        3. 5.5.24.3 MCU Navigator Subsystem (MCU NAVSS)
          1. 5.5.24.3.1 Global Event Map
          2. 5.5.24.3.2 PSIL System Thread Map (All NAVSS)
          3. 5.5.24.3.3 MCU NAVSS VBUSM Route ID Table
          4. 5.5.24.3.4 MCU NAVSS Interrupt Router Configuration
          5. 5.5.24.3.5 MCU NAVSS UDMASS Interrupt Aggregator Configuration
          6. 5.5.24.3.6 MCU NAVSS UDMA Configuration
          7. 5.5.24.3.7 MCU NAVSS Ring Accelerator Configuration
          8. 5.5.24.3.8 MCU NAVSS Proxy Configuration
          9. 5.5.24.3.9 MCU NAVSS Secure Proxy Configuration
        4. 5.5.24.4 Block Copy DMA (BCDMA)
          1. 5.5.24.4.1 Features Not Supported
          2. 5.5.24.4.2 Module Allocations
          3. 5.5.24.4.3 BCDMA Configuration
      25. 5.5.25 PCIE
        1. 5.5.25.1 PCIE Unsupported Features
        2. 5.5.25.2 PCIE Integration Details
      26. 5.5.26 R5FSS
        1. 5.5.26.1 R5FSS and MCU_R5FSS Unsupported Features
        2. 5.5.26.2 MCU_R5FSS Integration Details
        3. 5.5.26.3 R5FSS Integration Details
      27. 5.5.27 RAT
        1. 5.5.27.1 RAT Integration Details
          1. 5.5.27.1.1 RAT Source IDs
      28. 5.5.28 RTI
        1. 5.5.28.1 RTI Unsupported Features
        2. 5.5.28.2 RTI Integration Details
      29. 5.5.29 UART
        1. 5.5.29.1 UART Unsupported Features
        2. 5.5.29.2 UART Integration Details
      30. 5.5.30 USBSS
        1. 5.5.30.1 USB Unsupported Features
        2. 5.5.30.2 USB Integration Details
      31. 5.5.31 Video CODEC
        1. 5.5.31.1 CODEC Unsupported Features
        2. 5.5.31.2 CODEC Integration Details
      32. 5.5.32 VPAC
        1. 5.5.32.1 VPAC Unsupported Features
        2. 5.5.32.2 VPAC Integration Details
  8. 6 Processors and Accelerators
    1. 6.1 Compute Cluster
      1. 6.1.1 Compute Cluster Overview
    2. 6.2 Dual-A72 MPU Subsystem
      1. 6.2.1 A72SS Overview
        1. 6.2.1.1 A72SS Introduction
        2. 6.2.1.2 A72SS Features
      2. 6.2.2 A72SS Functional Description
        1. 6.2.2.1  A72SS Block Diagram
        2. 6.2.2.2  A72SS A72 Cluster
        3. 6.2.2.3  A72SS Interfaces and Async Bridges
        4. 6.2.2.4  A72SS Interrupts
          1. 6.2.2.4.1 A72SS Interrupt Inputs
          2. 6.2.2.4.2 A72SS Interrupt Outputs
        5. 6.2.2.5  A72SS Power Management, Clocking and Reset
          1. 6.2.2.5.1 A72SS Power Management
          2. 6.2.2.5.2 A72SS Clocking
        6. 6.2.2.6  A72SS Debug Support
        7. 6.2.2.7  A72SS Timestamps
        8. 6.2.2.8  A72SS Watchdog
        9. 6.2.2.9  A72SS Internal Diagnostics
          1. 6.2.2.9.1 A72SS ECC Aggregators During Low Power States
          2. 6.2.2.9.2 A72SS CBASS Diagnostics
          3. 6.2.2.9.3 A72SS SRAM Diagnostics
          4. 6.2.2.9.4 A72SS SRAM ECC Aggregator Configurations
        10. 6.2.2.10 A72SS Cache Pre-Warming
        11. 6.2.2.11 A72SS Boot
        12. 6.2.2.12 A72SS IPC with Other CPUs
    3. 6.3 Dual-R5F MCU Subsystem
      1. 6.3.1 R5FSS Overview
        1. 6.3.1.1 R5FSS Features
        2. 6.3.1.2 R5FSS Ports
      2. 6.3.2 R5FSS Functional Description
        1. 6.3.2.1  R5FSS Block Diagram
        2. 6.3.2.2  R5FSS Cortex-R5F Core
          1. 6.3.2.2.1 L1 Caches
          2. 6.3.2.2.2 Tightly-Coupled Memories (TCMs)
          3. 6.3.2.2.3 R5FSS Special Signals
        3. 6.3.2.3  R5FSS Interfaces
          1. 6.3.2.3.1 R5FSS Master Interfaces
          2. 6.3.2.3.2 R5FSS Slave Interfaces
        4. 6.3.2.4  R5FSS Power, Clocking and Reset
          1. 6.3.2.4.1 R5FSS Power
          2. 6.3.2.4.2 R5FSS Clocking
            1. 6.3.2.4.2.1 Changing MCU_R5FSS0 CPU Clock Frequency
          3. 6.3.2.4.3 R5FSS Reset
        5. 6.3.2.5  R5FSS Lockstep Error Detection Logic
          1. 6.3.2.5.1 CPU Output Compare Block
            1. 6.3.2.5.1.1 Operating Modes
            2. 6.3.2.5.1.2 Compare Block Active Mode
            3. 6.3.2.5.1.3 Self Test Mode
            4. 6.3.2.5.1.4 Compare Match Test
            5. 6.3.2.5.1.5 Compare Mismatch Test
            6. 6.3.2.5.1.6 Error Forcing Mode
            7. 6.3.2.5.1.7 Self Test Error Forcing Mode
          2. 6.3.2.5.2 Inactivity Monitor Block
            1. 6.3.2.5.2.1 Operating Modes
            2. 6.3.2.5.2.2 Compare Block Active Mode
            3. 6.3.2.5.2.3 Self Test Mode
            4. 6.3.2.5.2.4 Compare Match Test
            5. 6.3.2.5.2.5 Compare Mismatch Test
            6. 6.3.2.5.2.6 Error Forcing Mode
            7. 6.3.2.5.2.7 Self Test Error Forcing Mode
          3. 6.3.2.5.3 Polarity Inversion Logic
        6. 6.3.2.6  R5FSS Vectored Interrupt Manager (VIM)
          1. 6.3.2.6.1 VIM Overview
          2. 6.3.2.6.2 VIM Interrupt Inputs
          3. 6.3.2.6.3 VIM Interrupt Outputs
          4. 6.3.2.6.4 VIM Interrupt Vector Table (VIM RAM)
          5. 6.3.2.6.5 VIM Interrupt Prioritization
          6. 6.3.2.6.6 VIM ECC Support
          7. 6.3.2.6.7 VIM Lockstep Mode
          8. 6.3.2.6.8 VIM IDLE State
          9. 6.3.2.6.9 VIM Interrupt Handling
            1. 6.3.2.6.9.1 Servicing IRQ Through Vector Interface
            2. 6.3.2.6.9.2 Servicing IRQ Through MMR Interface
            3. 6.3.2.6.9.3 Servicing IRQ Through MMR Interface (Alternative)
            4. 6.3.2.6.9.4 Servicing FIQ
            5. 6.3.2.6.9.5 Servicing FIQ (Alternative)
        7. 6.3.2.7  R5FSS Region Address Translation (RAT)
          1. 6.3.2.7.1 RAT Overview
          2. 6.3.2.7.2 RAT Operation
          3. 6.3.2.7.3 RAT Error Logging
          4. 6.3.2.7.4 RAT Protection
        8. 6.3.2.8  R5FSS ECC Support
        9. 6.3.2.9  R5FSS Memory View
        10. 6.3.2.10 R5FSS Debug and Trace
        11. 6.3.2.11 R5FSS Boot Options
        12. 6.3.2.12 R5FSS Core Memory ECC Events
        13. 6.3.2.13 R5FSS_VIM Registers
        14. 6.3.2.14 R5FSS_RAT Registers
    4. 6.4 C71x DSP Subsystem
      1. 6.4.1 C71SS Overview
        1. 6.4.1.1 C71SS Features
      2. 6.4.2 C71SS Functional Description
        1. 6.4.2.1 C71x DSP CPU
        2. 6.4.2.2 C71x DSP Matrix Multiply Accelerator
        3. 6.4.2.3 C71x DSP Cache Memory System
          1. 6.4.2.3.1 C71x DSP L1 Program Memory
          2. 6.4.2.3.2 C71x DSP L1 Data Memory
          3. 6.4.2.3.3 C71x DSP L2 Memory
        4. 6.4.2.4 C71x DSP Streaming Engine
        5. 6.4.2.5 C71x DSP CorePac Memory Management Unit
        6. 6.4.2.6 C71x DSP ECC Support
        7. 6.4.2.7 C71x DSP Boot Configuration
        8. 6.4.2.8 C71x DSP Power-Up/Down Sequences
        9. 6.4.2.9 C71x DSP Interrupt Control
    5. 6.5 Graphics Accelerator (GPU)
      1. 6.5.1 GPU Overview
      2. 6.5.2 Features Supported
    6. 6.6 Video Accelerator
      1. 6.6.1 Introduction
      2. 6.6.2 Features
        1. 6.6.2.1 Performance
        2. 6.6.2.2 Codec Related Features
        3. 6.6.2.3 Non-Codec Related Features
      3. 6.6.3 Block Diagram
    7. 6.7 Vision Pre-processing Accelerator (VPAC)
      1. 6.7.1 VPAC Overview
        1. 6.7.1.1 VPAC Features
      2. 6.7.2 VPAC Subsystem Level
        1. 6.7.2.1  VPAC Subsystem Block Diagram
          1. 6.7.2.1.1 Notes on VISS RFE H3A Usage
        2. 6.7.2.2  VPAC Subsystem Clocks
        3. 6.7.2.3  VPAC Subsystem Resets
        4. 6.7.2.4  VPAC Subsystem Interrupts
        5. 6.7.2.5  VPAC Subsystem SL2 Memory Infrastructure
        6. 6.7.2.6  VPAC Subsystem DMA Infrastructure
        7. 6.7.2.7  VPAC Subsystem Data Routing Interconnect
        8. 6.7.2.8  VPAC Subsystem Pipeline Flow Control and Messaging
          1. 6.7.2.8.1 VISS Node Scheduler
          2. 6.7.2.8.2 LDC Node Scheduler
          3. 6.7.2.8.3 MSC Node Scheduler
          4. 6.7.2.8.4 NF Node Scheduler
          5. 6.7.2.8.5 Spare Scheduler
        9. 6.7.2.9  VPAC Subsystem Data Formats Support
        10. 6.7.2.10 VPAC Subsystem Debug Features
        11. 6.7.2.11 VPAC Subsystem Internal Diagnostic Features
          1. 6.7.2.11.1 Parallel Signature Analysis (PSA)
        12. 6.7.2.12 VPAC Subsystem Security Features
        13. 6.7.2.13 VPAC Subsystem Programmer’s Guide
          1. 6.7.2.13.1 Initialization Sequence
          2. 6.7.2.13.2 VISS Configuration
            1. 6.7.2.13.2.1 VISS UTC Configuration
            2. 6.7.2.13.2.2 VISS HTS Configuration for Line Mode
            3. 6.7.2.13.2.3 VISS HTS Configuration for Frame Mode
          3. 6.7.2.13.3 VISS OTF Configuration
          4. 6.7.2.13.4 LDC Configuration (LDC Connected to MSC0, NF and DMA)
            1. 6.7.2.13.4.1 LDC DMA Configuration
            2. 6.7.2.13.4.2 LDC HTS Configuration
          5. 6.7.2.13.5 Real-time Operating Requirements
      3. 6.7.3 VPAC Vision Imaging Subsystem (VISS)
        1. 6.7.3.1 VISS Top Level
          1. 6.7.3.1.1  Features Supported
          2. 6.7.3.1.2  VISS Block Diagram
          3. 6.7.3.1.3  VISS Data Flow within VPAC
            1. 6.7.3.1.3.1 VISS On-the-fly Processing
              1. 6.7.3.1.3.1.1 Non-WDR or Companded WDR Sensors
            2. 6.7.3.1.3.2 VISS Memory to Memory Image Processing
          4. 6.7.3.1.4  Concurret Machine Vision and Human Vision Output
          5. 6.7.3.1.5  VISS Clocking
          6. 6.7.3.1.6  VISS Data Formats Support
          7. 6.7.3.1.7  VISS VPORT Interface
          8. 6.7.3.1.8  VISS Submodule Integration Specifics
            1. 6.7.3.1.8.1 LSE Integration
            2. 6.7.3.1.8.2 Chromatic Aberration Correction
            3. 6.7.3.1.8.3 Spatial Noise Filter (NSF4V)
            4. 6.7.3.1.8.4 GLBCE Integration
              1. 6.7.3.1.8.4.1 GLBCE Startup
              2. 6.7.3.1.8.4.2 GLBCE Bypass
            5. 6.7.3.1.8.5 Flexible Color Processing (FCP)
          9. 6.7.3.1.9  VISS Stall Handling
          10. 6.7.3.1.10 VISS Blanking Requirements
          11. 6.7.3.1.11 FCP2 Sync FIFO
          12. 6.7.3.1.12 VISS Interrupts
            1. 6.7.3.1.12.1 Interrupts Merging
            2. 6.7.3.1.12.2 Handling of Configuration Error Interrupts
          13. 6.7.3.1.13 VISS Error Correcting Code (ECC) Support
          14. 6.7.3.1.14 VISS Programmer's Guide
            1. 6.7.3.1.14.1 VISS Initialization Sequence
            2. 6.7.3.1.14.2 VISS Configuration Restrictions
            3. 6.7.3.1.14.3 VISS Real-time Operating Requirements
        2. 6.7.3.2 VISS RAW Frond-End (RAWFE)
          1. 6.7.3.2.1 RAWFE Overview
            1. 6.7.3.2.1.1 RAWFE Supported Features
            2. 6.7.3.2.1.2 RAWFE Not Supported Features
          2. 6.7.3.2.2 RAWFE Functional Description
            1. 6.7.3.2.2.1 RAWFE Functional Operation
            2. 6.7.3.2.2.2 RAWFE Integration in VISS
            3. 6.7.3.2.2.3 RAWFE Memory Map
            4. 6.7.3.2.2.4 RAWFE ECC for RAMs
          3. 6.7.3.2.3 RAWFE Interrupts
            1. 6.7.3.2.3.1 RAWFE CPU Interrupts
            2. 6.7.3.2.3.2 RAWFE Debug Events
            3. 6.7.3.2.3.3 RAWFE Interrupt Handling: High Priority
            4. 6.7.3.2.3.4 RAWFE Interrupt Handling: Low Priority
          4. 6.7.3.2.4 RAWFE Sub-Modules Details
            1. 6.7.3.2.4.1 RAWFE Decompanding Block
              1. 6.7.3.2.4.1.1 RAWFE Mask & Shift
              2. 6.7.3.2.4.1.2 RAWFE Piece Wise Linear Operation
              3. 6.7.3.2.4.1.3 RAWFE Offset/WB-1 Block
              4. 6.7.3.2.4.1.4 RAWFE LUT Based compression
            2. 6.7.3.2.4.2 RAWFE WDR Merge Block
              1. 6.7.3.2.4.2.1 RAWFE WDR Motion Adaptive Merge (MA1 / MA2)
              2. 6.7.3.2.4.2.2 RAWFE Companding LUT
            3. 6.7.3.2.4.3 RAWFE Defective Pixel Correction (DPC) Block
              1. 6.7.3.2.4.3.1 RAWFE LUT Based DPC
              2. 6.7.3.2.4.3.2 RAWFE On-The-Fly (OTF) DPC
            4. 6.7.3.2.4.4 RAWFE Lens Shading Correction (LSC) and Digital Gain (DG) Block
              1. 6.7.3.2.4.4.1 RAWFE LSC Features Supported
              2. 6.7.3.2.4.4.2 RAWFE LSC Image Framing with Respect to Gain Map Samples
            5. 6.7.3.2.4.5 RAWFE Gain & Offset Block
            6. 6.7.3.2.4.6 RAWFE H3A
              1. 6.7.3.2.4.6.1  RAWFE H3A Overview
              2. 6.7.3.2.4.6.2  RAWFE H3A Top-Level Block Diagram
              3. 6.7.3.2.4.6.3  RAWFE H3A Line Framing Logic
              4. 6.7.3.2.4.6.4  RAWFE H3A Optional Preprocessing
              5. 6.7.3.2.4.6.5  RAWFE H3A Autofocus Engine
                1. 6.7.3.2.4.6.5.1 RAWFE H3A Paxel Extraction
                2. 6.7.3.2.4.6.5.2 RAWFE H3A Horizontal FV Calculator
                3. 6.7.3.2.4.6.5.3 RAWFE H3A HFV Accumulator
                4. 6.7.3.2.4.6.5.4 RAWFE H3A VFV Calculator
                5. 6.7.3.2.4.6.5.5 RAWFE H3A VFV Accumulator
              6. 6.7.3.2.4.6.6  RAWFE H3A AE/AWB Engine
                1. 6.7.3.2.4.6.6.1 RAWFE H3A Subsampler
                2. 6.7.3.2.4.6.6.2 RAWFE H3A Additional Black Row of AE/AWB Windows
                3. 6.7.3.2.4.6.6.3 RAWFE H3A Saturation Check
                4. 6.7.3.2.4.6.6.4 RAWFE H3A AE/AWB Accumulators
              7. 6.7.3.2.4.6.7  RAWFE H3A DMA Interface
              8. 6.7.3.2.4.6.8  RAWFE H3A Events and Status Checking
              9. 6.7.3.2.4.6.9  RAWFE H3A Interface Mux
              10. 6.7.3.2.4.6.10 RAWFE H3A interface to LSE
              11. 6.7.3.2.4.6.11 RAWFE H3A Erratas
          5. 6.7.3.2.5 RAWFE Programmer’s Guide
            1. 6.7.3.2.5.1 RAWFE Core programming details
            2. 6.7.3.2.5.2 RAWFE HTS programming details
            3. 6.7.3.2.5.3 RAWFE Data transfer programming details
            4. 6.7.3.2.5.4 RAWFE Initialization Sequence
            5. 6.7.3.2.5.5 RAWFE Real-time Оperating Requirements
            6. 6.7.3.2.5.6 RAWFE Power up/down Sequence
        3. 6.7.3.3 Chromatic Aberration Correction (CAC) Module
          1. 6.7.3.3.1 Overview and Feature List
            1. 6.7.3.3.1.1 Features Supported
          2. 6.7.3.3.2 Functional Description
            1. 6.7.3.3.2.1 CAC Integration in VISS
            2. 6.7.3.3.2.2 Introduction
            3. 6.7.3.3.2.3 Functional Operation
              1. 6.7.3.3.2.3.1 CAC Back Mapping
                1. 6.7.3.3.2.3.1.1 Offset Table Storage Format
              2. 6.7.3.3.2.3.2 Pixel Interpolation
              3. 6.7.3.3.2.3.3 Bi-cubic Coefficients
            4. 6.7.3.3.2.4 Interrupt Conditions
              1. 6.7.3.3.2.4.1 Interrupts
              2. 6.7.3.3.2.4.2 Debug Events
        4. 6.7.3.4 VISS Spatial Noise Filter (NSF4V)
          1. 6.7.3.4.1 NSF4V Introduction
            1. 6.7.3.4.1.1 NSF4V Features
          2. 6.7.3.4.2 NSF4V Overview
            1. 6.7.3.4.2.1 Decomposition Kernel Representation
          3. 6.7.3.4.3 NSF4V Lens Shading Correction Compensation
          4. 6.7.3.4.4 NSF4V Noise Threshold Adaptation to Local Image Intensity
          5. 6.7.3.4.5 Delta Features
        5. 6.7.3.5 VISS Global/Local Brightness and Contrast Enhancement (GLBCE) Module
          1. 6.7.3.5.1 GLBCE Overview
          2. 6.7.3.5.2 GLBCE Interface
          3. 6.7.3.5.3 GLBCE Core
            1. 6.7.3.5.3.1 GLBCE Core Key Parameters
            2. 6.7.3.5.3.2 GLBCE Iridix Strength Calculation
            3. 6.7.3.5.3.3 GLBCE Iridix Configuration Registers
              1. 6.7.3.5.3.3.1  GLBCE Iridix Frame Width
              2. 6.7.3.5.3.3.2  GLBCE Iridix Frame Height
              3. 6.7.3.5.3.3.3  GLBCE Iridix Control 0
              4. 6.7.3.5.3.3.4  GLBCE Iridix Control 1
              5. 6.7.3.5.3.3.5  GLBCE Iridix Strength
              6. 6.7.3.5.3.3.6  GLBCE Iridix Variance
              7. 6.7.3.5.3.3.7  GLBCE Iridix Dither
              8. 6.7.3.5.3.3.8  GLBCE Iridix Amplification Limit
              9. 6.7.3.5.3.3.9  GLBCE Iridix Slope Min and Max
              10. 6.7.3.5.3.3.10 GLBCE Iridix Black Level
              11. 6.7.3.5.3.3.11 GLBCE Iridix White Level
              12. 6.7.3.5.3.3.12 GLBCE Iridix Asymmetry Function Look-up-table
              13. 6.7.3.5.3.3.13 GLBCE Iridix Forward and Reverse Perceptual Functions Look-up-tables
              14. 6.7.3.5.3.3.14 GLBCE Iridix WDR Look-up-table
          4. 6.7.3.5.4 GLBCE Embedded Memory
          5. 6.7.3.5.5 GLBCE General Processing
          6. 6.7.3.5.6 GLBCE Continuous Frame Processing
          7. 6.7.3.5.7 GLBCE Single Image Processing
        6. 6.7.3.6 VISS Flexible Color Processing (FCP) Module
          1. 6.7.3.6.1 FCP Overview
            1. 6.7.3.6.1.1 FCP Features Supported
          2. 6.7.3.6.2 FCP Functional Description
          3. 6.7.3.6.3 FCP Submodule Details
            1. 6.7.3.6.3.1 Flexible CFA / Demosaicing
              1. 6.7.3.6.3.1.1 Feature-set
              2. 6.7.3.6.3.1.2 Block Diagram of Flexible CFA
                1. 6.7.3.6.3.1.2.1 Gradient/Threshold Calculation
                2. 6.7.3.6.3.1.2.2 Software Controlled Direction Selection
              3. 6.7.3.6.3.1.3 Example Filter Coefficients - Green Interpolation
                1. 6.7.3.6.3.1.3.1 Example Filter Coefficients - Red/Blue Interpolation
              4. 6.7.3.6.3.1.4 CFA 16-Bit Upgrade
              5. 6.7.3.6.3.1.5 FIR Filter Output Scaling
              6. 6.7.3.6.3.1.6 Decopanding, 24-bit Color Conversion Matrix and Companding Blocks
                1. 6.7.3.6.3.1.6.1 The DcmpdLUT Block
                2. 6.7.3.6.3.1.6.2 The CCM Block
                3. 6.7.3.6.3.1.6.3 The CmpdLUT Block
                4. 6.7.3.6.3.1.6.4 Controls for the Decompanding, CCM, and Companding Blocks
                5. 6.7.3.6.3.1.6.5 Example Use Cases
            2. 6.7.3.6.3.2 Edge Enhancer Module Wrapper (WEE)
              1. 6.7.3.6.3.2.1 Align 12 Block
              2. 6.7.3.6.3.2.2 Align 8 Block
              3. 6.7.3.6.3.2.3 Mux Blocks
              4. 6.7.3.6.3.2.4 SL - Shift Left Block
              5. 6.7.3.6.3.2.5 EE - Edge Enhancer Block
              6. 6.7.3.6.3.2.6 SR - Shift Right Block
              7. 6.7.3.6.3.2.7 Edge Enhancer Module Wrapper (WEE) Registers
            3. 6.7.3.6.3.3 Flexible Color Conversion (CC)
              1. 6.7.3.6.3.3.1 Interface Mux
              2. 6.7.3.6.3.3.2 Color Conversion (CCM-1)
              3. 6.7.3.6.3.3.3 RGB to HSX Conversion
                1. 6.7.3.6.3.3.3.1 Weighted Average Block
                2. 6.7.3.6.3.3.3.2 Saturation Block
                3. 6.7.3.6.3.3.3.3 Division Block
                4. 6.7.3.6.3.3.3.4 LUT Based 12 to 8 Downsampling
              4. 6.7.3.6.3.3.4 Histogram
              5. 6.7.3.6.3.3.5 Contrast Stretch / Gamma
              6. 6.7.3.6.3.3.6 RGB-YUV Conversion
            4. 6.7.3.6.3.4 444-422/420 Chroma Down-sampler
            5. 6.7.3.6.3.5 Blanking and Latency
          4. 6.7.3.6.4 FCP Clocking
          5. 6.7.3.6.5 FCP Interrupts
          6. 6.7.3.6.6 FCP Programmer’s Guide
            1. 6.7.3.6.6.1 HWA Core Programming Details
            2. 6.7.3.6.6.2 HWA HTS Programming Details
            3. 6.7.3.6.6.3 HWA Data Transfer Programming Details
            4. 6.7.3.6.6.4 Initialization Sequence
            5. 6.7.3.6.6.5 Real-time Operating Requirements
            6. 6.7.3.6.6.6 Power Up/Down Sequence
        7. 6.7.3.7 VISS Edge Enhancer (EE)
          1. 6.7.3.7.1 Edge Enhancer Introduction
            1. 6.7.3.7.1.1 Edge Enhancer Filter
            2. 6.7.3.7.1.2 Edge Sharpener Filter
            3. 6.7.3.7.1.3 Merge Block
          2. 6.7.3.7.2 Edge Enhancer Programming Model
      4. 6.7.4 VPAC Lens Distortion Correction (LDC) Module
        1. 6.7.4.1 LDC Overview
          1. 6.7.4.1.1 LDC Features
        2. 6.7.4.2 LDC Functional Description
          1. 6.7.4.2.1  LDC Integration in VPAC
          2. 6.7.4.2.2  LDC Block Diagram
          3. 6.7.4.2.3  LDC Clocks
          4. 6.7.4.2.4  LDC Interrupts
            1. 6.7.4.2.4.1 LDC Interrupt Events Description
              1. 6.7.4.2.4.1.1 PIX_IBLK_OUTOFBOUND
              2. 6.7.4.2.4.1.2 MESH_IBLK_OUTOFBOUND
              3. 6.7.4.2.4.1.3 IFR_OUTOFBOUND
              4. 6.7.4.2.4.1.4 INT_SZOVF
              5. 6.7.4.2.4.1.5 VPAC_LDC_FR_DONE_EVT
              6. 6.7.4.2.4.1.6 VPAC_LDC_SL2_WR_ERR
              7. 6.7.4.2.4.1.7 PIX_IBLK_MEMOVF
              8. 6.7.4.2.4.1.8 MESH_IBLK_MEMOVF
              9. 6.7.4.2.4.1.9 VPAC_LDC_VBUSM_RD_ERR
          5. 6.7.4.2.5  LDC Affine Transform
          6. 6.7.4.2.6  LDC Perspective Transformation
          7. 6.7.4.2.7  LDC Lens Distortion Back Mapping
            1. 6.7.4.2.7.1 LDC Mesh Table Storage Format
          8. 6.7.4.2.8  LDC Pixel Interpolation
          9. 6.7.4.2.9  LDC Buffer Management
            1. 6.7.4.2.9.1 LDC Buffer Management
          10. 6.7.4.2.10 LDC Multi Region with Variable Block size
            1. 6.7.4.2.10.1 LDC Region Skip Feature
            2. 6.7.4.2.10.2 LDC Support for sub-set of 3x3 regions
            3. 6.7.4.2.10.3 LDC Limitations of Multi Region Scheme
            4. 6.7.4.2.10.4 LDC Multi Region Block Constrains
          11. 6.7.4.2.11 LDC Multi-pass Frame processing
          12. 6.7.4.2.12 LDC Input/Output Data Formats
          13. 6.7.4.2.13 LDC YUV422 to YUV420 Conversion
          14. 6.7.4.2.14 Independent Channel Control
          15. 6.7.4.2.15 LDC SL2 Interface (LSE)
            1. 6.7.4.2.15.1 LDC PSA (Parallel Signature Analysis)
          16. 6.7.4.2.16 LDC LUT Mapped Dual Output
          17. 6.7.4.2.17 LDC Band Width Controller
          18. 6.7.4.2.18 LDC Input Block Fetch Limit
          19. 6.7.4.2.19 LDC HTS Interface
          20. 6.7.4.2.20 LDC VBUSM Read Interface
          21. 6.7.4.2.21 Partial Input Frame Storage
          22. 6.7.4.2.22 Hybrid Addressing
        3. 6.7.4.3 LDC Programmers Guide
          1. 6.7.4.3.1 LDC Programming Geometric Distortion Mode
          2. 6.7.4.3.2 LDC Programming Rotational Video Stabilization (Affine Transformation)
          3. 6.7.4.3.3 LDC Programming Perspective Transformation
          4. 6.7.4.3.4 LDC Programming LSE
          5. 6.7.4.3.5 LDC Programming Restrictions and Special Cases
      5. 6.7.5 VPAC Multi-Scaler (MSC)
        1. 6.7.5.1 MSC Overview
          1. 6.7.5.1.1 MSC Features
        2. 6.7.5.2 MSC Functional Description
          1. 6.7.5.2.1 MSC Functional Overview
          2. 6.7.5.2.2 Resizer Algorithm Details
            1. 6.7.5.2.2.1 Multiple Scales Generations
            2. 6.7.5.2.2.2 Polyphase Filter
              1. 6.7.5.2.2.2.1 Interpolation/Resampling
              2. 6.7.5.2.2.2.2 Phase Calculation and Re-sampler
              3. 6.7.5.2.2.2.3 Shared Coefficient Buffers
              4. 6.7.5.2.2.2.4 Border Pixel Padding
            3. 6.7.5.2.2.3 ROI Handling
          3. 6.7.5.2.3 MSC Data Formats Supported
        3. 6.7.5.3 MSC Interrupt Conditions
          1. 6.7.5.3.1 CPU Interrupts
          2. 6.7.5.3.2 Interrupt Event Description
            1. 6.7.5.3.2.1 VPAC_MSC_LSE_FR_DONE_EVT_0/1 Events
            2. 6.7.5.3.2.2 VPAC_MSC_LSE_SL2_RD_ERR Interrupt Event
            3. 6.7.5.3.2.3 VPAC_MSC_LSE_SL2_WR_ERR Interrupt Event
        4. 6.7.5.4 MSC Submodule Details
          1. 6.7.5.4.1 MSC Configuration Interface (MSC_CFG)
          2. 6.7.5.4.2 MSC Load Store Engine (MSC_LSE)
            1. 6.7.5.4.2.1 MSC_LSE Overview
              1. 6.7.5.4.2.1.1 MSC_LSE Features
            2. 6.7.5.4.2.2 MSC_LSE Internal Data Loopback Channel
            3. 6.7.5.4.2.3 MSC_LSE PSA Support
            4. 6.7.5.4.2.4 MSC_LSE Feature Detailed Description
          3. 6.7.5.4.3 MSC_CORE (HWA Core)
            1. 6.7.5.4.3.1 MSC_CORE Overview
            2. 6.7.5.4.3.2 Polyphase Filter of Vertical/Horizontal Resizers
              1. 6.7.5.4.3.2.1 Filter Data Path Logic
              2. 6.7.5.4.3.2.2 Filter Phase Calculation
              3. 6.7.5.4.3.2.3 Filter Parameters
              4. 6.7.5.4.3.2.4 Single-Phase Filter Parameters
              5. 6.7.5.4.3.2.5 Interleaved Mode Handling
              6. 6.7.5.4.3.2.6 Input Skip Line Support
            3. 6.7.5.4.3.3 Scaler Filter Thread Mapping
            4. 6.7.5.4.3.4 Filter Coefficients
              1. 6.7.5.4.3.4.1 Filter Coefficient Selection Algorithm
              2. 6.7.5.4.3.4.2 Filter Coefficient Parameter Configuration
              3. 6.7.5.4.3.4.3 3/4/5-Tap Filter Configuration
            5. 6.7.5.4.3.5 Input/Output ROI Trimmers
        5. 6.7.5.5 MSC Performance
        6. 6.7.5.6 MSC Clocking
        7. 6.7.5.7 MSC Reset
        8. 6.7.5.8 MSC Programmer’s Guide
          1. 6.7.5.8.1 Programming Model
            1. 6.7.5.8.1.1 MSC Programming Guidelines
            2. 6.7.5.8.1.2 MSC_Core Programming Details
            3. 6.7.5.8.1.3 MSC_LSE Programming Details
              1. 6.7.5.8.1.3.1 Input Thread Configuration:
              2. 6.7.5.8.1.3.2 Output Channel Configuration
            4. 6.7.5.8.1.4 MSC HTS Programming Details
            5. 6.7.5.8.1.5 MSC Data Transfer Programming Details
            6. 6.7.5.8.1.6 LSE Interrupt Programming
          2. 6.7.5.8.2 Initialization Sequence
          3. 6.7.5.8.3 Real-Time Operating Requirements
          4. 6.7.5.8.4 Power Up/Down Sequence
      6. 6.7.6 VPAC Noise Filter (NF)
        1. 6.7.6.1 NF Overview
          1. 6.7.6.1.1 NF Supported Features
          2. 6.7.6.1.2 NF Not Supported Features
        2. 6.7.6.2 NF Functional Description
          1. 6.7.6.2.1 Functional Operation
            1. 6.7.6.2.1.1 Overview
            2. 6.7.6.2.1.2 NF Integration In VPAC
            3. 6.7.6.2.1.3 Algorithm Details
            4. 6.7.6.2.1.4 Data Format Support In VPAC
        3. 6.7.6.3 NF Interrupts
          1. 6.7.6.3.1 CPU Interrupts
          2. 6.7.6.3.2 Interrupt Event Description
            1. 6.7.6.3.2.1 NF_FRAME_DONE Event
            2. 6.7.6.3.2.2 NF_SL2_READ_ERROR Event
            3. 6.7.6.3.2.3 NF_SL2_WRITE_ERROR Event
        4. 6.7.6.4 NF Submodule Details
          1. 6.7.6.4.1 NF_CFG
            1. 6.7.6.4.1.1 VBUSP Configuration Interface
            2. 6.7.6.4.1.2 Configuration Register Address Map
          2. 6.7.6.4.2 NF_LSE
            1. 6.7.6.4.2.1 NF_LSE Overview
            2. 6.7.6.4.2.2 NF_LSE Feature Detailed Description
          3. 6.7.6.4.3 HTS Interface And Integration
            1. 6.7.6.4.3.1 Hardware Thread Scheduler (HTS)
            2. 6.7.6.4.3.2 Synchronization With HTS
          4. 6.7.6.4.4 Noise Filter Core Block Diagram
            1. 6.7.6.4.4.1 VP Port (NF_LSE To/From NF_CORE Over VBUSP Interface)
            2. 6.7.6.4.4.2 Space Weight Details
            3. 6.7.6.4.4.3 Weight Calculation Logic
              1. 6.7.6.4.4.3.1 Combined LUT For Space And Range Weights
            4. 6.7.6.4.4.4 Reciprocal Calculation Logic
            5. 6.7.6.4.4.5 Border Handling
              1. 6.7.6.4.4.5.1 Border Handling (Simple)
          5. 6.7.6.4.5 Usage As Generic 2D Filter Engine
          6. 6.7.6.4.6 Adaptive Bilateral Weight Support
          7. 6.7.6.4.7 Chroma Handling (Interleaved Mode)
        5. 6.7.6.5 NF Integration Details
          1. 6.7.6.5.1 Performance Requirements
          2. 6.7.6.5.2 Slave VBUSP Interface Clock
          3. 6.7.6.5.3 Clocking
        6. 6.7.6.6 NF Programmer’s Guide
          1. 6.7.6.6.1 Programming Model
            1. 6.7.6.6.1.1 HWA Core Programming Details
            2. 6.7.6.6.1.2 NF SL2 Wrapper Interface Programming Details
            3. 6.7.6.6.1.3 HWA HTS Programming Details
            4. 6.7.6.6.1.4 HWA Data Transfer Programming Details
          2. 6.7.6.6.2 Initialization Sequence
          3. 6.7.6.6.3 Real-Time Operating Requirements
          4. 6.7.6.6.4 Power Up/Down Sequence
          5. 6.7.6.6.5 Clock Stop
    8. 6.8 Depth and Motion Perception Accelerator (DMPAC)
      1. 6.8.1 DMPAC Overview
        1. 6.8.1.1 DMPAC Features
  9. 7 Interprocessor Communication
    1. 7.1 Mailbox
      1. 7.1.1 Mailbox Overview
        1. 7.1.1.1 Mailbox Features
        2. 7.1.1.2 Mailbox Parameters
      2. 7.1.2 Mailbox Integration
        1. 7.1.2.1 System Mailbox Integration
      3. 7.1.3 Mailbox Functional Description
        1. 7.1.3.1 Mailbox Block Diagram
        2. 7.1.3.2 Mailbox Software Reset
        3. 7.1.3.3 Mailbox Power Management
        4. 7.1.3.4 Mailbox Interrupt Requests
        5. 7.1.3.5 Mailbox Assignment
          1. 7.1.3.5.1 Description
        6. 7.1.3.6 Sending and Receiving Messages
          1. 7.1.3.6.1 Description
        7. 7.1.3.7 Example of Communication
      4. 7.1.4 Mailbox Programming Guide
        1. 7.1.4.1 Mailbox Low-level Programming Models
          1. 7.1.4.1.1 Global Initialization
            1. 7.1.4.1.1.1 Surrounding Modules Global Initialization
            2. 7.1.4.1.1.2 Mailbox Global Initialization
              1. 7.1.4.1.1.2.1 Main Sequence - Mailbox Global Initialization
          2. 7.1.4.1.2 Mailbox Operational Modes Configuration
            1. 7.1.4.1.2.1 Mailbox Processing modes
              1. 7.1.4.1.2.1.1 Main Sequence - Sending a Message (Polling Method)
              2. 7.1.4.1.2.1.2 Main Sequence - Sending a Message (Interrupt Method)
              3. 7.1.4.1.2.1.3 Main Sequence - Receiving a Message (Polling Method)
              4. 7.1.4.1.2.1.4 Main Sequence - Receiving a Message (Interrupt Method)
          3. 7.1.4.1.3 Mailbox Events Servicing
            1. 7.1.4.1.3.1 Events Servicing in Sending Mode
            2. 7.1.4.1.3.2 Events Servicing in Receiving Mode
    2. 7.2 Spinlock
      1. 7.2.1 Spinlock Overview
      2. 7.2.2 Spinlock Functional Description
        1. 7.2.2.1 Spinlock Software Reset
        2. 7.2.2.2 Spinlock Power Management
        3. 7.2.2.3 About Spinlocks
        4. 7.2.2.4 Spinlock Functional Operation
      3. 7.2.3 Spinlock Programming Guide
        1. 7.2.3.1 Spinlock Low-level Programming Models
          1. 7.2.3.1.1 Basic Spinlock Operations
            1. 7.2.3.1.1.1 Spinlocks Clearing After a System Bug Recovery
            2. 7.2.3.1.1.2 Take and Release Spinlock
  10. 8 Memory Controllers
    1. 8.1 Multicore Shared Memory Controller (MSMC)
      1. 8.1.1 MSMC Overview
        1. 8.1.1.1 MSMC Not Supported Features
      2. 8.1.2 MSMC Functional Description
        1. 8.1.2.1  MSMC Block Diagram
        2. 8.1.2.2  MSMC On-Chip Memory Banking
        3. 8.1.2.3  MSMC Snoop Filter and Data Cache
          1. 8.1.2.3.1 Way Partitioning
          2. 8.1.2.3.2 Cache Size Configuration and Associativity
        4. 8.1.2.4  MSMC Access Protection Checks
        5. 8.1.2.5  MSMC Null Slave
        6. 8.1.2.6  MSMC Resource Arbitration
        7. 8.1.2.7  MSMC Error Detection and Correction
          1. 8.1.2.7.1 On-chip SRAM and Pipeline Data Protection
          2. 8.1.2.7.2 On-chip SRAM L3 Cache Tag and Snoop Filter Protection
          3. 8.1.2.7.3 On-chip SRAM Memory Mapped SRAM Snoop Filter Protection
          4. 8.1.2.7.4 Background Parity Refresh (Scrubbing)
        8. 8.1.2.8  MSMC Interrupts
          1. 8.1.2.8.1 Raw Interrupt Registers
          2. 8.1.2.8.2 Interrupt Enable Registers
          3. 8.1.2.8.3 Triggered and Enabled Interrupts
        9. 8.1.2.9  MSMC Memory Regions
        10. 8.1.2.10 MSMC Hardware Coherence
          1. 8.1.2.10.1 Snoop Filter Broadcast Mode
        11. 8.1.2.11 MSMC Quality-of-Service
        12. 8.1.2.12 MSMC Memory Regions Protection
        13. 8.1.2.13 MSMC Cache Tag View
        14. 8.1.2.14 MSMC R50+ Features
          1. 8.1.2.14.1 Way Group Partitioning
            1. 8.1.2.14.1.1 MMRs Related to Way Group Partitioning Feature
              1. 8.1.2.14.1.1.1 RT_WAY_SELECT [Address = 0x8000]
              2. 8.1.2.14.1.1.2 NRT_WAY_SELECT [Address = 0x8008]
          2. 8.1.2.14.2 Write Back Invalidate
            1. 8.1.2.14.2.1 MMR Related to Snoop Filter Invalidate Feature
              1. 8.1.2.14.2.1.1 WBINV_CTRL [Address = 0x4000]
          3. 8.1.2.14.3 FFI Support
            1. 8.1.2.14.3.1 FFI Event Sequence
          4. 8.1.2.14.4 Broadcast Mode
          5. 8.1.2.14.5 DRU and SDMA Access Constraints (Access ARC Removal)
          6. 8.1.2.14.6 EMIF Interleaving
          7. 8.1.2.14.7 QoS Fix/RT Hazarding
    2. 8.2 DDR Subsystem (DDRSS)
      1. 8.2.1 DDRSS Overview
      2. 8.2.2 DDRSS Environment
      3. 8.2.3 DDRSS Functional Description
        1. 8.2.3.1 DDRSS MSMC2DDR Bridge
          1. 8.2.3.1.1 VBUSM.C Threads
          2. 8.2.3.1.2 Class of Service (CoS)
          3. 8.2.3.1.3 AXI Write Data All-Strobes
          4. 8.2.3.1.4 Inline ECC for SDRAM Data
            1. 8.2.3.1.4.1 ECC Cache
            2. 8.2.3.1.4.2 ECC Statistics
          5. 8.2.3.1.5 Opcode Checking
          6. 8.2.3.1.6 Address Alias Prevention
          7. 8.2.3.1.7 Data Error Detection and Correction
          8. 8.2.3.1.8 AXI Bus Timeout
        2. 8.2.3.2 DDRSS Interrupts
        3. 8.2.3.3 DDRSS Memory Regions
        4. 8.2.3.4 DDRSS ECC Support
        5. 8.2.3.5 DDRSS Dynamic Frequency Change Interface
        6. 8.2.3.6 DDR Controller Functional Description
          1. 8.2.3.6.1  DDR PHY Interface (DFI)
          2. 8.2.3.6.2  Command Queue
            1. 8.2.3.6.2.1 Placement Logic
            2. 8.2.3.6.2.2 Command Selection Logic
          3. 8.2.3.6.3  Low Power Control
          4. 8.2.3.6.4  Transaction Processing
          5. 8.2.3.6.5  BIST Engine
          6. 8.2.3.6.6  ECC Engine
          7. 8.2.3.6.7  Address Mapping
          8. 8.2.3.6.8  Paging Policy
          9. 8.2.3.6.9  DDR Controller Initialization
          10. 8.2.3.6.10 Programming LPDDR4 Memories
            1. 8.2.3.6.10.1 Frequency Set Point (FSP)
              1. 8.2.3.6.10.1.1 FSP Mode Register Programming During Initialization
              2. 8.2.3.6.10.1.2 FSP Mode Register Programming During Normal Operation
              3. 8.2.3.6.10.1.3 FSP Mode Register Programming During Dynamic Frequency Scaling
            2. 8.2.3.6.10.2 Data Bus Inversion (DBI)
            3. 8.2.3.6.10.3 On-Die Termination
              1. 8.2.3.6.10.3.1 LPDDR4 DQ ODT
              2. 8.2.3.6.10.3.2 LPDDR4 CA ODT
            4. 8.2.3.6.10.4 Byte Lane Swapping
            5. 8.2.3.6.10.5 DQS Interval Oscillator
              1. 8.2.3.6.10.5.1 Oscillator State Machine
            6. 8.2.3.6.10.6 Per-Bank Refresh (PBR)
              1. 8.2.3.6.10.6.1 Normal Operation
              2. 8.2.3.6.10.6.2 Continuous Refresh Request Mode
        7. 8.2.3.7 DDR PHY Functional Description
          1. 8.2.3.7.1  Data Slice
          2. 8.2.3.7.2  Address Slice
            1. 8.2.3.7.2.1 Address Swapping
          3. 8.2.3.7.3  Address/Control Slice
          4. 8.2.3.7.4  Clock Slice
          5. 8.2.3.7.5  DDR PHY Initialization
          6. 8.2.3.7.6  DDR PHY Dynamic Frequency Scaling (DFS)
          7. 8.2.3.7.7  Chip Select and Frequency Based Register Settings
          8. 8.2.3.7.8  Low-Power Modes
          9. 8.2.3.7.9  Training Support
            1. 8.2.3.7.9.1 Write Leveling
            2. 8.2.3.7.9.2 Read Gate Training
            3. 8.2.3.7.9.3 Read Data Eye Training
            4. 8.2.3.7.9.4 Write DQ Training
            5. 8.2.3.7.9.5 CA Training
            6. 8.2.3.7.9.6 CS Training
          10. 8.2.3.7.10 Data Bus Inversion (DBI)
          11. 8.2.3.7.11 I/O Pad Calibration
          12. 8.2.3.7.12 DQS Error
        8. 8.2.3.8 PI Functional Description
          1. 8.2.3.8.1 PI Initialization
      4. 8.2.4 DDRSS Registers
    3. 8.3 Peripheral Virtualization Unit (PVU)
      1. 8.3.1 PVU Overview
        1. 8.3.1.1 PVU Features
        2. 8.3.1.2 PVU Parameters
      2. 8.3.2 PVU Functional Description
        1. 8.3.2.1  Functional Operation Overview
        2. 8.3.2.2  PVU Channels
        3. 8.3.2.3  TLB
        4. 8.3.2.4  TLB Entry
        5. 8.3.2.5  TLB Selection
        6. 8.3.2.6  DMA Classes
        7. 8.3.2.7  General virtIDs
        8. 8.3.2.8  TLB Lookup
        9. 8.3.2.9  TLB Miss
        10. 8.3.2.10 Multiple Matching Entries
        11. 8.3.2.11 TLB Disable
        12. 8.3.2.12 TLB Chaining
        13. 8.3.2.13 TLB Permissions
        14. 8.3.2.14 Translation
        15. 8.3.2.15 Memory Attributes
        16. 8.3.2.16 Faulted Transactions
        17. 8.3.2.17 Non-Virtual Transactions
        18. 8.3.2.18 Allowed virtIDs
        19. 8.3.2.19 Software Control
        20. 8.3.2.20 Fault Logging
        21. 8.3.2.21 Alignment Restrictions
    4. 8.4 Region-based Address Translation (RAT) Module
      1. 8.4.1 RAT Functional Description
        1. 8.4.1.1 RAT Operation
        2. 8.4.1.2 RAT Error Logging
  11. 9 Interrupts
    1. 9.1 Interrupt Architecture
    2. 9.2 Interrupt Controllers
      1. 9.2.1 Generic Interrupt Controller (GIC)
        1. 9.2.1.1 GIC Overview
          1. 9.2.1.1.1 GIC Features
          2. 9.2.1.1.2 GIC Not Supported Features
        2. 9.2.1.2 GIC Functional Description
          1. 9.2.1.2.1 Arm GIC-500
          2. 9.2.1.2.2 GIC Interrupt Types
          3. 9.2.1.2.3 GIC Interfaces
          4. 9.2.1.2.4 GIC Interrupt Outputs
          5. 9.2.1.2.5 GIC ECC Support
          6. 9.2.1.2.6 GIC AXI2VBUSM and VBUSM2AXI Bridges
      2. 9.2.2 Cluster Level Event Controller (CLEC)
        1. 9.2.2.1 CLEC Overview
        2. 9.2.2.2 CLEC Functional Description
          1. 9.2.2.2.1 CLEC Interrupt Event Routing
          2. 9.2.2.2.2 CLEC Virtualization, Isolation and Access Control
          3. 9.2.2.2.3 CLEC Memory Protection
          4. 9.2.2.2.4 CLEC ECC Support
          5. 9.2.2.2.5 CLEC Intra-Core Communication
          6. 9.2.2.2.6 CLEC Event Maps
            1. 9.2.2.2.6.1 CLEC ESM Event Routing
      3. 9.2.3 Other Interrupt Controllers
    3. 9.3 Interrupt Routers
      1. 9.3.1 INTRTR Overview
    4. 9.4 Interrupt Sources
  12. 10Data Movement Architecture (DMA)
    1. 10.1 DMA Architecture
      1. 10.1.1 Overview
        1. 10.1.1.1  Navigator Subsystem
        2. 10.1.1.2  Ring Accelerator (RA)
        3. 10.1.1.3  Proxy
        4. 10.1.1.4  Secure Proxy
        5. 10.1.1.5  Interrupt Aggregator (INTA)
        6. 10.1.1.6  Interrupt Router (IR)
        7. 10.1.1.7  Unified DMA – Third Party Channel Controller (UDMA-C)
        8. 10.1.1.8  Unified Transfer Controller (UTC)
        9. 10.1.1.9  Data Routing Unit (DRU)
        10. 10.1.1.10 Unified DMA – Peripheral Root Complex (UDMA-P)
        11. 10.1.1.11 Peripheral DMA (PDMA)
        12. 10.1.1.12 Embedded DMA
        13. 10.1.1.13 Definition of Terms
      2. 10.1.2 DMA Hardware/Software Interface
        1. 10.1.2.1 Data Buffers
        2. 10.1.2.2 Descriptors
          1. 10.1.2.2.1 Host Packet Descriptor
          2. 10.1.2.2.2 Host Buffer Descriptor
          3. 10.1.2.2.3 Monolithic Packet Descriptor
          4. 10.1.2.2.4 Transfer Request Descriptor
        3. 10.1.2.3 Transfer Request Record
          1. 10.1.2.3.1 Overview
          2. 10.1.2.3.2 Addressing Algorithm
            1. 10.1.2.3.2.1 Linear Addressing (Forward)
          3. 10.1.2.3.3 Transfer Request Formats
          4. 10.1.2.3.4 Flags Field Definition
            1. 10.1.2.3.4.1 Type: TR Type Field
            2. 10.1.2.3.4.2 STATIC: Static Field Definition
            3. 10.1.2.3.4.3 EVENT_SIZE: Event Generation Definition
            4. 10.1.2.3.4.4 TRIGGER INFO: TR Triggers
            5. 10.1.2.3.4.5 TRIGGERX_TYPE: Trigger Type
            6. 10.1.2.3.4.6 TRIGGERX: Trigger Selection
            7. 10.1.2.3.4.7 CMD ID: Command ID Field Definition
            8. 10.1.2.3.4.8 Configuration Specific Flags Definition
          5. 10.1.2.3.5 TR Address and Size Attributes
            1. 10.1.2.3.5.1  ICNT0
            2. 10.1.2.3.5.2  ICNT1
            3. 10.1.2.3.5.3  ADDR
            4. 10.1.2.3.5.4  DIM1
            5. 10.1.2.3.5.5  ICNT2
            6. 10.1.2.3.5.6  ICNT3
            7. 10.1.2.3.5.7  DIM2
            8. 10.1.2.3.5.8  DIM3
            9. 10.1.2.3.5.9  DDIM1
            10. 10.1.2.3.5.10 DADDR
            11. 10.1.2.3.5.11 DDIM2
            12. 10.1.2.3.5.12 DDIM3
            13. 10.1.2.3.5.13 DICNT0
            14. 10.1.2.3.5.14 DICNT1
            15. 10.1.2.3.5.15 DICNT2
            16. 10.1.2.3.5.16 DICNT3
          6. 10.1.2.3.6 FMTFLAGS
            1. 10.1.2.3.6.1 AMODE: Addressing Mode Definition
              1. 10.1.2.3.6.1.1 Linear Addressing
              2. 10.1.2.3.6.1.2 Circular Addressing
            2. 10.1.2.3.6.2 DIR: Addressing Mode Direction Definition
            3. 10.1.2.3.6.3 ELTYPE: Element Type Definition
            4. 10.1.2.3.6.4 DFMT: Data Formatting Algorithm Definition
            5. 10.1.2.3.6.5 SECTR: Secondary Transfer Request Definition
              1. 10.1.2.3.6.5.1 Secondary TR Formats
              2. 10.1.2.3.6.5.2 Secondary TR FLAGS
                1. 10.1.2.3.6.5.2.1 SEC_TR_TYPE: Secondary TR Type Field
                2. 10.1.2.3.6.5.2.2 Multiple Buffer Interleave
            6. 10.1.2.3.6.6 AMODE SPECIFIC: Addressing Mode Field
              1. 10.1.2.3.6.6.1 Circular Address Mode Specific Flags
                1. 10.1.2.3.6.6.1.1 CBK0 and CBK1: Circular Block Size Selection
                2. 10.1.2.3.6.6.1.2 Amx: Addressing Mode Selection
            7. 10.1.2.3.6.7 Cache Flags
        4. 10.1.2.4 Transfer Response Record
          1. 10.1.2.4.1 STATUS Field Definition
            1. 10.1.2.4.1.1 STATUS_TYPE Definition
              1. 10.1.2.4.1.1.1 Transfer Error
              2. 10.1.2.4.1.1.2 Aborted Error
              3. 10.1.2.4.1.1.3 Submission Error
              4. 10.1.2.4.1.1.4 Unsupported Feature
              5. 10.1.2.4.1.1.5 Transfer Exception
              6. 10.1.2.4.1.1.6 Teardown Flush
        5. 10.1.2.5 Queues
          1. 10.1.2.5.1 Queue Types
            1. 10.1.2.5.1.1 Transmit Queues (Pass By Reference)
            2. 10.1.2.5.1.2 Transmit Queues (Pass By Value)
            3. 10.1.2.5.1.3 Transmit Completion Queues (Pass By Reference)
            4. 10.1.2.5.1.4 Transmit Completion Queues (Pass By Value)
            5. 10.1.2.5.1.5 Receive Queues
            6. 10.1.2.5.1.6 Free Descriptor Queues
            7. 10.1.2.5.1.7 Free Descriptor/Buffer Queues
          2. 10.1.2.5.2 Ring Accelerator Queues Implementation
      3. 10.1.3 Operational Description
        1. 10.1.3.1  Resource Allocation
        2. 10.1.3.2  Ring Accelerator Operation
          1. 10.1.3.2.1 Queue Initialization
          2. 10.1.3.2.2 Queuing packets (Exposed Ring Mode)
          3. 10.1.3.2.3 De-queuing packets (Exposed Ring Mode)
          4. 10.1.3.2.4 Queuing packets (Queue Mode)
          5. 10.1.3.2.5 De-queuing packets (Queue Mode)
        3. 10.1.3.3  UDMA Internal Transmit Channel Setup (All Packet Types)
        4. 10.1.3.4  UDMA Internal Transmit Channel Teardown (All Packet Types)
        5. 10.1.3.5  UDMA-P Transmit Channel Pause
        6. 10.1.3.6  UDMA-P Transmit Operation (Host Packet Type)
        7. 10.1.3.7  UDMA-P Transmit Operation (Monolithic Packet)
        8. 10.1.3.8  UDMA Transmit Operation (TR Packet)
        9. 10.1.3.9  UDMA Transmit Operation (Direct TR)
        10. 10.1.3.10 UDMA Transmit Error/Exception Handling
          1. 10.1.3.10.1 Null Icnt0 Error
          2. 10.1.3.10.2 Unsupported TR Type
          3. 10.1.3.10.3 Bus Errors
        11. 10.1.3.11 UDMA Receive Channel Setup (All Packet Types)
        12. 10.1.3.12 UDMA Receive Channel Teardown
        13. 10.1.3.13 UDMA-P Receive Channel Pause
        14. 10.1.3.14 UDMA-P Receive Free Descriptor/Buffer Queue Setup (Host Packets)
        15. 10.1.3.15 UDMA-P Receive FlowID Firewall Operation
        16. 10.1.3.16 UDMA-P Receive Operation (Host Packet)
        17. 10.1.3.17 UDMA-P Receive Operation (Monolithic Packet)
        18. 10.1.3.18 UDMA Receive Operation (TR Packet)
        19. 10.1.3.19 UDMA Receive Operation (Direct TR)
        20. 10.1.3.20 UDMA Receive Error/Exception Handling
          1. 10.1.3.20.1 Error Conditions
            1. 10.1.3.20.1.1 Bus Errors
            2. 10.1.3.20.1.2 Null Icnt0 Error
            3. 10.1.3.20.1.3 Unsupported TR Type
          2. 10.1.3.20.2 Exception Conditions Exception Conditions
            1. 10.1.3.20.2.1 Descriptor Starvation
            2. 10.1.3.20.2.2 Protocol Errors
            3. 10.1.3.20.2.3 Dropped Packets
            4. 10.1.3.20.2.4 Reception of EOL Delimiter
            5. 10.1.3.20.2.5 EOP Asserted Prematurely (Short Packet)
            6. 10.1.3.20.2.6 EOP Asserted Late (Long Packets)
        21. 10.1.3.21 UTC Operation
        22. 10.1.3.22 UTC Receive Error/Exception Handling
          1. 10.1.3.22.1 Error Handling
            1. 10.1.3.22.1.1 Null Icnt0 Error
            2. 10.1.3.22.1.2 Unsupported TR Type
          2. 10.1.3.22.2 Exception Conditions
            1. 10.1.3.22.2.1 Reception of EOL Delimiter
            2. 10.1.3.22.2.2 EOP Asserted Prematurely (Short Packet)
            3. 10.1.3.22.2.3 EOP Asserted Late (Long Packets)
    2. 10.2 Navigator Subsystem (NAVSS)
      1. 10.2.1 Main Navigator Subsystem (NAVSS)
        1. 10.2.1.1 NAVSS Overview
          1. 10.2.1.1.1 Main Navigator Subsystem (NAVSS) Ports
        2. 10.2.1.2 NAVSS Functional Description
        3. 10.2.1.3 NAVSS Interrupt Configuration
          1. 10.2.1.3.1 NAVSS Event and Interrupt Flow
            1. 10.2.1.3.1.1 NAVSS Interrupts Description
            2. 10.2.1.3.1.2 Application Example
      2. 10.2.2 MCU Navigator Subsystem (MCU NAVSS)
        1. 10.2.2.1 MCU NAVSS Overview
          1. 10.2.2.1.1 MCU NAVSS Ports
        2. 10.2.2.2 MCU NAVSS Functional Description
      3. 10.2.3 Unified DMA Controller (UDMA)
        1. 10.2.3.1 UDMA Overview
          1. 10.2.3.1.1 UDMA Features
          2. 10.2.3.1.2 UDMA Parameters
          3. 10.2.3.1.3 Unified DMA Controller (UDMA) Ports
        2. 10.2.3.2 UDMA Functional Description
          1. 10.2.3.2.1 Block Diagram
          2. 10.2.3.2.2 General Functionality
            1. 10.2.3.2.2.1  Operational States
            2. 10.2.3.2.2.2  Tx Channel Allocation
            3. 10.2.3.2.2.3  Rx Channel Allocation
            4. 10.2.3.2.2.4  Tx Teardown
            5. 10.2.3.2.2.5  Rx Teardown
            6. 10.2.3.2.2.6  Tx Clock Stop
            7. 10.2.3.2.2.7  Rx Clock Stop
            8. 10.2.3.2.2.8  Rx Thread Enables
            9. 10.2.3.2.2.9  Events
              1. 10.2.3.2.2.9.1 Local Event Inputs
              2. 10.2.3.2.2.9.2 Inbound Tx PSI-L Events
              3. 10.2.3.2.2.9.3 Outbound Rx PSI-L Events
            10. 10.2.3.2.2.10 Emulation Control
          3. 10.2.3.2.3 Packet Oriented Transmit Operation
            1. 10.2.3.2.3.1 Packet Mode VBUSM Master Interface Command ID Selection
          4. 10.2.3.2.4 Packet Oriented Receive Operation
            1. 10.2.3.2.4.1 Rx Packet Drop
            2. 10.2.3.2.4.2 Rx Starvation and the Starvation Timer
          5. 10.2.3.2.5 Third Party Mode Operation
            1. 10.2.3.2.5.1 Events and Flow Control
              1. 10.2.3.2.5.1.1 Channel Triggering
              2. 10.2.3.2.5.1.2 Internal TR Completion Events
            2. 10.2.3.2.5.2 Transmit Operation
              1. 10.2.3.2.5.2.1 Transfer Request
              2. 10.2.3.2.5.2.2 Transfer Response
              3. 10.2.3.2.5.2.3 Data Transfer
              4. 10.2.3.2.5.2.4 Memory Interface Transactions
              5. 10.2.3.2.5.2.5 Error Handling
            3. 10.2.3.2.5.3 Receive Operation
              1. 10.2.3.2.5.3.1 Transfer Request
              2. 10.2.3.2.5.3.2 Transfer Response
              3. 10.2.3.2.5.3.3 Error Handling
            4. 10.2.3.2.5.4 Data Transfer
              1. 10.2.3.2.5.4.1 Memory Interface Transactions
              2. 10.2.3.2.5.4.2 Rx Packet Drop
      4. 10.2.4 Ring Accelerator (RINGACC)
        1. 10.2.4.1 RINGACC Overview
          1. 10.2.4.1.1 RINGACC Features
          2. 10.2.4.1.2 RINGACC Parameters
          3. 10.2.4.1.3 Ring Accelerator (RINGACC) Ports
        2. 10.2.4.2 RINGACC Functional Description
          1. 10.2.4.2.1 Block Diagram
            1. 10.2.4.2.1.1  Configuration Registers
            2. 10.2.4.2.1.2  Source Command FIFO
            3. 10.2.4.2.1.3  Source Write Data FIFO
            4. 10.2.4.2.1.4  Source Read Data FIFO
            5. 10.2.4.2.1.5  Source Write Status FIFO
            6. 10.2.4.2.1.6  Main State Machine
            7. 10.2.4.2.1.7  Destination Command FIFO
            8. 10.2.4.2.1.8  Destination Write Data FIFO
            9. 10.2.4.2.1.9  Destination Read Data FIFO
            10. 10.2.4.2.1.10 Destination Write Status FIFO
          2. 10.2.4.2.2 RINGACC Functional Operation
            1. 10.2.4.2.2.1 Queue Modes
              1. 10.2.4.2.2.1.1 Ring Mode
              2. 10.2.4.2.2.1.2 Messaging Mode
              3. 10.2.4.2.2.1.3 Credentials Mode
              4. 10.2.4.2.2.1.4 Queue Manager Mode
              5. 10.2.4.2.2.1.5 Peek Support
              6. 10.2.4.2.2.1.6 Index Register Operation
            2. 10.2.4.2.2.2 VBUSM Slave Ring Operations
            3. 10.2.4.2.2.3 VBUSM Master Interface Command ID Selection
            4. 10.2.4.2.2.4 Ring Push Operation (VBUSM Write to Source Interface)
            5. 10.2.4.2.2.5 Ring Pop Operation (VBUSM Read from Source Interface)
            6. 10.2.4.2.2.6 Host Doorbell Access
            7. 10.2.4.2.2.7 Queue Push Operation (VBUSM Write to Source Interface)
            8. 10.2.4.2.2.8 Queue Pop Operation (VBUSM Read from Source Interface)
            9. 10.2.4.2.2.9 Mismatched Element Size Handling
          3. 10.2.4.2.3 Events
          4. 10.2.4.2.4 Bus Error Handling
          5. 10.2.4.2.5 Monitors
            1. 10.2.4.2.5.1 Threshold Monitor
            2. 10.2.4.2.5.2 Watermark Monitor
            3. 10.2.4.2.5.3 Starvation Monitor
            4. 10.2.4.2.5.4 Statistics Monitor
            5. 10.2.4.2.5.5 Overflow
            6. 10.2.4.2.5.6 Ring Update Port
            7. 10.2.4.2.5.7 Tracing
      5. 10.2.5 Proxy
        1. 10.2.5.1 Proxy Overview
          1. 10.2.5.1.1 Proxy Features
          2. 10.2.5.1.2 Proxy Parameters
          3. 10.2.5.1.3 Proxy Ports
        2. 10.2.5.2 Proxy Functional Description
          1. 10.2.5.2.1  Targets
            1. 10.2.5.2.1.1 Ring Accelerator
          2. 10.2.5.2.2  Proxy Sizes
          3. 10.2.5.2.3  Proxy Interleaving
          4. 10.2.5.2.4  Proxy Host States
          5. 10.2.5.2.5  Proxy Host Channel Selection
          6. 10.2.5.2.6  Proxy Host Access
            1. 10.2.5.2.6.1 Proxy Host Writes
            2. 10.2.5.2.6.2 Proxy Host Reads
          7. 10.2.5.2.7  Permission Inheritance
          8. 10.2.5.2.8  Buffer Size
          9. 10.2.5.2.9  Error Events
          10. 10.2.5.2.10 Debug Reads
      6. 10.2.6 Secure Proxy
        1. 10.2.6.1 Secure Proxy Overview
          1. 10.2.6.1.1 Secure Proxy Features
          2. 10.2.6.1.2 Secure Proxy Parameters
          3. 10.2.6.1.3 Secure Proxy Ports
        2. 10.2.6.2 Secure Proxy Functional Description
          1. 10.2.6.2.1  Targets
            1. 10.2.6.2.1.1 Ring Accelerator
          2. 10.2.6.2.2  Buffers
            1. 10.2.6.2.2.1 Proxy Credits
            2. 10.2.6.2.2.2 Proxy Private Word
            3. 10.2.6.2.2.3 Completion Byte
          3. 10.2.6.2.3  Proxy Thread Sizes
          4. 10.2.6.2.4  Proxy Thread Interleaving
          5. 10.2.6.2.5  Proxy States
          6. 10.2.6.2.6  Proxy Host Access
            1. 10.2.6.2.6.1 Proxy Host Writes
            2. 10.2.6.2.6.2 Proxy Host Reads
            3. 10.2.6.2.6.3 Buffer Accesses
            4. 10.2.6.2.6.4 Target Access
            5. 10.2.6.2.6.5 Error State
          7. 10.2.6.2.7  Permission Inheritance
          8. 10.2.6.2.8  Resource Association
          9. 10.2.6.2.9  Direction
          10. 10.2.6.2.10 Threshold Events
          11. 10.2.6.2.11 Error Events
          12. 10.2.6.2.12 Bus Errors and Credits
          13. 10.2.6.2.13 Debug
      7. 10.2.7 Interrupt Aggregator (INTR_AGGR)
        1. 10.2.7.1 INTR_AGGR Overview
          1. 10.2.7.1.1 INTR_AGGR Features
          2. 10.2.7.1.2 INTR_AGGR Parameters
          3. 10.2.7.1.3 Interrupt Aggregator (INTR_AGGR) Ports
        2. 10.2.7.2 INTR_AGGR Functional Description
          1. 10.2.7.2.1 Submodule Descriptions
            1. 10.2.7.2.1.1 Status/Mask Registers
            2. 10.2.7.2.1.2 Interrupt Mapping Block
            3. 10.2.7.2.1.3 Global Event Input (GEVI) Counters
            4. 10.2.7.2.1.4 Local Event Input (LEVI) to Global Event Conversion
            5. 10.2.7.2.1.5 Global Event Multicast
          2. 10.2.7.2.2 General Functionality
            1. 10.2.7.2.2.1 Event to Interrupt Bit Steering
            2. 10.2.7.2.2.2 Interrupt Status
            3. 10.2.7.2.2.3 Interrupt Masked Status
            4. 10.2.7.2.2.4 Enabling/Disabling Individual Interrupt Source Bits
            5. 10.2.7.2.2.5 Interrupt Output Generation
            6. 10.2.7.2.2.6 Global Event Counting
            7. 10.2.7.2.2.7 Local Event to Global Event Conversion
            8. 10.2.7.2.2.8 Global Event Multicast
      8. 10.2.8 Packet Streaming Interface Link (PSI-L)
        1. 10.2.8.1 PSI-L Overview
        2. 10.2.8.2 PSI-L Functional Description
          1. 10.2.8.2.1 PSI-L Introduction
          2. 10.2.8.2.2 PSI-L Operation
            1. 10.2.8.2.2.1 Event Transport
            2. 10.2.8.2.2.2 Threads
            3. 10.2.8.2.2.3 Arbitration Protocol
            4. 10.2.8.2.2.4 Thread Configuration
              1. 10.2.8.2.2.4.1 Thread Pairing
                1. 10.2.8.2.2.4.1.1 Configuration Transaction Pairing
              2. 10.2.8.2.2.4.2 Configuration Registers Region
      9. 10.2.9 NAVSS North Bridge (NB)
        1. 10.2.9.1 NB Overview
          1. 10.2.9.1.1 Features Supported
          2. 10.2.9.1.2 NB Parameters
            1. 10.2.9.1.2.1 Compliance to Standards
            2. 10.2.9.1.2.2 Features Not Supported
        2. 10.2.9.2 NB Functional Description
          1. 10.2.9.2.1  VBUSM Slave Interfaces
          2. 10.2.9.2.2  VBUSM Master Interface
          3. 10.2.9.2.3  VBUSM.C Interfaces
            1. 10.2.9.2.3.1 Multi-Threading
            2. 10.2.9.2.3.2 Write Command Crediting
            3. 10.2.9.2.3.3 Early Credit Response
            4. 10.2.9.2.3.4 Priority Escalation
          4. 10.2.9.2.4  Source M2M Bridges
          5. 10.2.9.2.5  Destination M2M Bridge
          6. 10.2.9.2.6  M2C Bridge
          7. 10.2.9.2.7  Memory Attribute Tables
          8. 10.2.9.2.8  Outstanding Read Data Limiter
          9. 10.2.9.2.9  Ordering
          10. 10.2.9.2.10 Quality of Service
          11. 10.2.9.2.11 IDLE Behavior
          12. 10.2.9.2.12 Clock Power Management
    3. 10.3 Peripheral DMA (PDMA)
      1. 10.3.1 PDMA Controller
        1. 10.3.1.1 PDMA Overview
          1. 10.3.1.1.1 PDMA Features
            1. 10.3.1.1.1.1  MCU_PDMA0 (MCU_PDMA_MISC_G0) Features
            2. 10.3.1.1.1.2  MCU_PDMA1 (MCU_PDMA_MISC_G1) Features
            3. 10.3.1.1.1.3  MCU_PDMA2 (MCU_PDMA_MISC_G2) Features
            4. 10.3.1.1.1.4  MCU_PDMA3 (MCU_PDMA_ADC) Features
            5. 10.3.1.1.1.5  PDMA5 (PDMA_MCAN) Features
            6. 10.3.1.1.1.6  PDMA6 (PDMA_MCASP_G0) Features
            7. 10.3.1.1.1.7  PDMA9 (PDMA_SPI_G0) Features
            8. 10.3.1.1.1.8  PDMA10 (PDMA_SPI_G1) Features
            9. 10.3.1.1.1.9  PDMA13 (PDMA_USART_G0) Features
            10. 10.3.1.1.1.10 PDMA14 (PDMA_USART_G1) Features
            11. 10.3.1.1.1.11 PDMA15 (PDMA_USART_G2) Features
          2. 10.3.1.1.2 Peripheral DMA (PDMA) Ports
        2. 10.3.1.2 PDMA Functional Description
          1. 10.3.1.2.1 PDMA Functional Blocks
            1. 10.3.1.2.1.1 Scheduler
            2. 10.3.1.2.1.2 Tx Per-Channel Buffers (TCP FIFO)
            3. 10.3.1.2.1.3 Tx DMA Unit (Tx Engine)
            4. 10.3.1.2.1.4 Rx Per-Channel Buffers (RCP FIFO)
            5. 10.3.1.2.1.5 Rx DMA Unit (Rx Engine)
          2. 10.3.1.2.2 PDMA General Functionality
            1. 10.3.1.2.2.1 Operational States
            2. 10.3.1.2.2.2 Clock Stop
            3. 10.3.1.2.2.3 Emulation Control
          3. 10.3.1.2.3 PDMA Events and Flow Control
            1. 10.3.1.2.3.1 Channel Types
              1. 10.3.1.2.3.1.1 X-Y FIFO Mode
              2. 10.3.1.2.3.1.2 MCAN Mode
              3. 10.3.1.2.3.1.3 AASRC Mode
            2. 10.3.1.2.3.2 Channel Triggering
            3. 10.3.1.2.3.3 Completion Events
          4. 10.3.1.2.4 PDMA Transmit Operation
            1. 10.3.1.2.4.1 Destination (Tx) Channel Allocation
            2. 10.3.1.2.4.2 Destination (Tx) Channel Out-of-Band Signals
            3. 10.3.1.2.4.3 Destination Channel Initialization
              1. 10.3.1.2.4.3.1 PSI-L Destination Thread Pairing
              2. 10.3.1.2.4.3.2 Static Transfer Request Setup
              3. 10.3.1.2.4.3.3 PSI-L Destination Thread Enables
            4. 10.3.1.2.4.4 Data Transfer
              1. 10.3.1.2.4.4.1 X-Y FIFO Mode Channel
                1. 10.3.1.2.4.4.1.1 X-Y FIFO Burst Mode
              2. 10.3.1.2.4.4.2 MCAN Mode Channel
                1. 10.3.1.2.4.4.2.1 MCAN Burst Mode
              3. 10.3.1.2.4.4.3 AASRC Mode Channel
            5. 10.3.1.2.4.5 Tx Pause
            6. 10.3.1.2.4.6 Tx Teardown
            7. 10.3.1.2.4.7 Tx Channel Reset
            8. 10.3.1.2.4.8 Tx Debug/State Registers
          5. 10.3.1.2.5 PDMA Receive Operation
            1. 10.3.1.2.5.1 Source (Rx) Channel Allocation
            2. 10.3.1.2.5.2 Source Channel Initialization
              1. 10.3.1.2.5.2.1 PSI-L Source Thread Pairing
              2. 10.3.1.2.5.2.2 Static Transfer Request Setup
              3. 10.3.1.2.5.2.3 PSI-L Source Thread Enables
            3. 10.3.1.2.5.3 Data Transfer
              1. 10.3.1.2.5.3.1 X-Y FIFO Mode Channel
              2. 10.3.1.2.5.3.2 MCAN Mode Channel
                1. 10.3.1.2.5.3.2.1 MCAN Burst Mode
              3. 10.3.1.2.5.3.3 AASRC Mode Channel
            4. 10.3.1.2.5.4 Rx Pause
            5. 10.3.1.2.5.5 Rx Teardown
            6. 10.3.1.2.5.6 Rx Channel Reset
            7. 10.3.1.2.5.7 Rx Debug/State Register
          6. 10.3.1.2.6 PDMA ECC Support
        3. 10.3.1.3 PDMA Registers
          1. 10.3.1.3.1 PDMA PSI-L TX Configuration Registers
          2. 10.3.1.3.2 PDMA PSI-L RX Configuration Registers
      2. 10.3.2 PDMA Sources
        1. 10.3.2.1 MCU Domain PDMA Event Maps
          1. 10.3.2.1.1 MCU_PDMA_MISC_G0 Event Map
          2. 10.3.2.1.2 MCU_PDMA_MISC_G1 Event Map
          3. 10.3.2.1.3 MCU_PDMA_MISC_G2 Event Map
          4. 10.3.2.1.4 MCU_PDMA_ADC Event Map
        2. 10.3.2.2 MAIN Domain PDMA Event Maps
          1. 10.3.2.2.1 PDMA_MCAN Event Map
          2. 10.3.2.2.2 PDMA_MCASP_G0 Event Map
          3. 10.3.2.2.3 PDMA_SPI_G0 Event Map
          4. 10.3.2.2.4 PDMA_SPI_G1 Event Map
          5. 10.3.2.2.5 PDMA_USART_G0 Event Map
          6. 10.3.2.2.6 PDMA_USART_G1 Event Map
          7. 10.3.2.2.7 PDMA_USART_G2 Event Map
    4. 10.4 Data Routing Unit (DRU)
      1. 10.4.1 DRU Overview
        1. 10.4.1.1 Data Routing Unit (DRU) Ports
      2. 10.4.2 DRU Integration
      3. 10.4.3 DRU Functional Description
        1. 10.4.3.1 DRU Basic Functionality
          1. 10.4.3.1.1 Queues
          2. 10.4.3.1.2 Channel Configuration
            1. 10.4.3.1.2.1 Non-realtime Channel Configuration
            2. 10.4.3.1.2.2 Realtime Channel Configuration
          3. 10.4.3.1.3 TR Submission
            1. 10.4.3.1.3.1 Direct TR Submission
            2. 10.4.3.1.3.2 PSI-L TR Submission
          4. 10.4.3.1.4 TR Removal from Channel
          5. 10.4.3.1.5 Channel Tear Down
            1. 10.4.3.1.5.1 Tear Down Completion
        2. 10.4.3.2 DRU Virtualization
        3. 10.4.3.3 DRU Compression and Decompression
        4. 10.4.3.4 DRU Output Events
        5. 10.4.3.5 DRU Address Fetch Algorithm, TR and CR Formats
          1. 10.4.3.5.1 Transpose
          2. 10.4.3.5.2 Circular Buffering
        6. 10.4.3.6 DRU Firewalls
        7. 10.4.3.7 DRU Errors
        8. 10.4.3.8 DRU Configurations
  13. 11Time Sync
    1. 11.1 Time Sync Module (CPTS)
      1. 11.1.1 CPTS Overview
        1. 11.1.1.1 CPTS Features
      2. 11.1.2 CPTS Functional Description
        1. 11.1.2.1  CPTS Architecture
        2. 11.1.2.2  CPTS Initialization
        3. 11.1.2.3  32-bit Time Stamp Value
        4. 11.1.2.4  64-bit Time Stamp Value
          1. 11.1.2.4.1 64-Bit Timestamp Nudge
          2. 11.1.2.4.2 64-bit Timestamp PPM
        5. 11.1.2.5  Event FIFO
        6. 11.1.2.6  Timestamp Compare Output
          1. 11.1.2.6.1 Non-Toggle Mode
          2. 11.1.2.6.2 Toggle Mode
        7. 11.1.2.7  Timestamp Sync Output
        8. 11.1.2.8  Timestamp GENF Output
          1. 11.1.2.8.1 GENFn Nudge
          2. 11.1.2.8.2 GENFn PPM
        9. 11.1.2.9  Time Sync Events
          1. 11.1.2.9.1 Time Stamp Push Event
          2. 11.1.2.9.2 Time Stamp Counter Rollover Event (32-bit mode only)
          3. 11.1.2.9.3 Time Stamp Counter Half-rollover Event (32-bit mode only)
          4. 11.1.2.9.4 Hardware Time Stamp Push Event
        10. 11.1.2.10 Timestamp Compare Event
        11. 11.1.2.11 CPTS Interrupt Handling
    2. 11.2 Timer Manager
      1. 11.2.1 Timer Manager Overview
        1. 11.2.1.1 Timer Manager Features
      2. 11.2.2 Timer Manager Functional Description
        1. 11.2.2.1 Timer Manager Function Overview
        2. 11.2.2.2 Timer Counter
          1. 11.2.2.2.1 Timer Counter Rollover
        3. 11.2.2.3 Timer Control Module (FSM)
        4. 11.2.2.4 Timer Reprogramming
        5. 11.2.2.5 Event FIFO
        6. 11.2.2.6 Output Event Lookup (OES RAM)
      3. 11.2.3 Timer Manager Programming Guide
        1. 11.2.3.1 Timer Manager Low-level Programming Models
          1. 11.2.3.1.1 Initialization Sequence
          2. 11.2.3.1.2 Real-time Operating Requirements
            1. 11.2.3.1.2.1 Timer Touch
            2. 11.2.3.1.2.2 Timer Disable
            3. 11.2.3.1.2.3 Timer Enable
          3. 11.2.3.1.3 Power Up/Power Down Sequence
    3. 11.3 Time Sync and Compare Events
      1. 11.3.1 Time Sync Architecture
        1. 11.3.1.1 Time Sync Architecture Overview
      2. 11.3.2 Time Sync Routers
        1. 11.3.2.1 Time Sync Routers Overview
      3. 11.3.3 Time Sync Event Sources
  14. 12Peripherals
    1. 12.1  General Connectivity Peripherals
      1. 12.1.1 Analog-to-Digital Converter (ADC)
        1. 12.1.1.1 ADC Overview
          1. 12.1.1.1.1 ADC Features
          2. 12.1.1.1.2 ADC Ports
        2. 12.1.1.2 ADC Environment
        3. 12.1.1.3 ADC Functional Description
          1. 12.1.1.3.1 ADC FSM Sequencer Functional Description
            1. 12.1.1.3.1.1 Step Enable
            2. 12.1.1.3.1.2 Step Configuration
              1. 12.1.1.3.1.2.1 One-Shot (Single) or Continuous Mode
              2. 12.1.1.3.1.2.2 Software- or Hardware-Enabled Steps
              3. 12.1.1.3.1.2.3 Averaging of Samples
              4. 12.1.1.3.1.2.4 Analog Multiplexer Input Select
              5. 12.1.1.3.1.2.5 Differential Control
              6. 12.1.1.3.1.2.6 FIFO Select
              7. 12.1.1.3.1.2.7 Range Check Interrupt Enable
            3. 12.1.1.3.1.3 Open Delay and Sample Delay
              1. 12.1.1.3.1.3.1 Open Delay
              2. 12.1.1.3.1.3.2 Sample Delay
            4. 12.1.1.3.1.4 Interrupts
            5. 12.1.1.3.1.5 Power Management
            6. 12.1.1.3.1.6 DMA Requests
          2. 12.1.1.3.2 ADC AFE Functional Description
            1. 12.1.1.3.2.1 AFE Functional Block Diagram
          3. 12.1.1.3.3 ADC FIFOs and DMA
            1. 12.1.1.3.3.1 FIFOs
            2. 12.1.1.3.3.2 DMA
          4. 12.1.1.3.4 ADC Error Correcting Code (ECC)
            1. 12.1.1.3.4.1 Testing ECC Error Injection
          5. 12.1.1.3.5 ADC Functional Debug Mode
        4. 12.1.1.4 ADC Programming Guide
          1. 12.1.1.4.1 ADC Low-Level Programming Models
            1. 12.1.1.4.1.1 During Operation
      2. 12.1.2 General-Purpose Interface (GPIO)
        1. 12.1.2.1 GPIO Overview
          1. 12.1.2.1.1 GPIO Features
          2. 12.1.2.1.2 GPIO Ports
        2. 12.1.2.2 GPIO Environment
        3. 12.1.2.3 GPIO Functional Description
          1. 12.1.2.3.1 GPIO Block Diagram
          2. 12.1.2.3.2 GPIO Function
          3. 12.1.2.3.3 GPIO Interrupt and Event Generation
            1. 12.1.2.3.3.1 Interrupt Enable (per Bank)
            2. 12.1.2.3.3.2 Trigger Configuration (per Bit)
            3. 12.1.2.3.3.3 Interrupt Status and Clear (per Bit)
          4. 12.1.2.3.4 GPIO Emulation Halt Operation
        4. 12.1.2.4 GPIO Programming Guide
          1. 12.1.2.4.1 GPIO Low-Level Programming Models
            1. 12.1.2.4.1.1 GPIO Operational Modes Configuration
              1. 12.1.2.4.1.1.1 GPIO Read Input Register
              2. 12.1.2.4.1.1.2 GPIO Set Bit Function
              3. 12.1.2.4.1.1.3 GPIO Clear Bit Function
      3. 12.1.3 Inter-Integrated Circuit (I2C) Interface
        1. 12.1.3.1 I2C Overview
          1. 12.1.3.1.1 I2C Features
          2. 12.1.3.1.2 I2C Ports
        2. 12.1.3.2 I2C Environment
        3. 12.1.3.3 I2C Functional Description
          1. 12.1.3.3.1 I2C Block Diagram
          2. 12.1.3.3.2 I2C Clocks
            1. 12.1.3.3.2.1 I2C Clocking
            2. 12.1.3.3.2.2 I2C Automatic Blocking of the I2C Clock Feature
          3. 12.1.3.3.3 I2C Software Reset
          4. 12.1.3.3.4 I2C Power Management
          5. 12.1.3.3.5 I2C Interrupt Requests
          6. 12.1.3.3.6 I2C Programmable Multitarget Channel Feature
          7. 12.1.3.3.7 I2C FIFO Management
            1. 12.1.3.3.7.1 I2C FIFO Interrupt Mode
            2. 12.1.3.3.7.2 I2C FIFO Polling Mode
            3. 12.1.3.3.7.3 I2C Draining Feature
          8. 12.1.3.3.8 I2C Noise Filter
          9. 12.1.3.3.9 I2C System Test Mode
        4. 12.1.3.4 I2C Programming Guide
          1. 12.1.3.4.1 I2C Low-Level Programming Models
            1. 12.1.3.4.1.1 I2C Programming Model
              1. 12.1.3.4.1.1.1 Main Program
                1. 12.1.3.4.1.1.1.1 Configure the Module Before Enabling the I2C Controller
                2. 12.1.3.4.1.1.1.2 Initialize the I2C Controller
                3. 12.1.3.4.1.1.1.3 Configure Target Address and the Data Control Register
                4. 12.1.3.4.1.1.1.4 Initiate a Transfer
                5. 12.1.3.4.1.1.1.5 Receive Data
                6. 12.1.3.4.1.1.1.6 Transmit Data
              2. 12.1.3.4.1.1.2 Interrupt Subroutine Sequence
              3. 12.1.3.4.1.1.3 Programming Flow-Diagrams
      4. 12.1.4 Improved Inter-Integrated Circuit (I3C) Interface
        1. 12.1.4.1 I3C Overview
          1. 12.1.4.1.1 I3C Features
          2. 12.1.4.1.2 I3C Ports
        2. 12.1.4.2 I3C Environment
        3. 12.1.4.3 I3C Functional Description
          1. 12.1.4.3.1  I3C Block Diagram
          2. 12.1.4.3.2  I3C Clock Configuration
            1. 12.1.4.3.2.1 Setting Base Frequencies
            2. 12.1.4.3.2.2 Asymmetric Push-Pull SCL Timing
            3. 12.1.4.3.2.3 Open-Drain SCL Timing
            4. 12.1.4.3.2.4 Changing Programmed Frequencies
          3. 12.1.4.3.3  I3C Interrupt Requests
          4. 12.1.4.3.4  I3C Power Configuration
          5. 12.1.4.3.5  I3C Dynamic Address Management
          6. 12.1.4.3.6  I3C Retaining Registers Space
          7. 12.1.4.3.7  I3C Dynamic Address Assignment Procedure
          8. 12.1.4.3.8  I3C Sending CCC Messages
          9. 12.1.4.3.9  I3C In-Band Interrupt
            1. 12.1.4.3.9.1 Regular I3C Slave In-Band Interrupt
            2. 12.1.4.3.9.2 Current Master Takeover In-Band Interrupt
          10. 12.1.4.3.10 I3C Hot-Join Request
          11. 12.1.4.3.11 I3C Immediate Commands
          12. 12.1.4.3.12 I3C Host Commands
          13. 12.1.4.3.13 I3C Sending Private Data in SDR Messages
            1. 12.1.4.3.13.1 SDR Private Write Message
            2. 12.1.4.3.13.2 SDR Private Read Message
            3. 12.1.4.3.13.3 SDR Payload Length Adjustment
        4. 12.1.4.4 I3C Programming Guide
          1. 12.1.4.4.1 I3C Power-On Programming Model
          2. 12.1.4.4.2 I3C Static Devices Programming
          3. 12.1.4.4.3 I3C DAA Procedure Initiation
          4. 12.1.4.4.4 I3C SDR Write Message Programming Model
          5. 12.1.4.4.5 I3C SDR Read Message Programming Model
          6. 12.1.4.4.6 I3C DDR Write Message Programming Model
          7. 12.1.4.4.7 I3C DDR Read Message Programming Model
      5. 12.1.5 Multichannel Serial Peripheral Interface (MCSPI)
        1. 12.1.5.1 MCSPI Overview
          1. 12.1.5.1.1 SPI Features
          2. 12.1.5.1.2 MCSPI Ports
        2. 12.1.5.2 MCSPI Environment
        3. 12.1.5.3 MCSPI Functional Description
          1. 12.1.5.3.1 SPI Block Diagram
          2. 12.1.5.3.2 MCSPI Reset
          3. 12.1.5.3.3 MCSPI Controller Mode
            1. 12.1.5.3.3.1 Controller Mode Features
            2. 12.1.5.3.3.2 Controller Transmit-and-Receive Mode (Full Duplex)
            3. 12.1.5.3.3.3 Controller Transmit-Only Mode (Half Duplex)
            4. 12.1.5.3.3.4 Controller Receive-Only Mode (Half Duplex)
            5. 12.1.5.3.3.5 Single-Channel Controller Mode
              1. 12.1.5.3.3.5.1 Programming Tips When Switching to Another Channel
              2. 12.1.5.3.3.5.2 Force SPIEN[i] Mode
              3. 12.1.5.3.3.5.3 Turbo Mode
            6. 12.1.5.3.3.6 Start-Bit Mode
            7. 12.1.5.3.3.7 Chip-Select Timing Control
            8. 12.1.5.3.3.8 Programmable MCSPI Clock (SPICLK)
              1. 12.1.5.3.3.8.1 Clock Ratio Granularity
          4. 12.1.5.3.4 MCSPI Peripheral Mode
            1. 12.1.5.3.4.1 Dedicated Resources
            2. 12.1.5.3.4.2 Peripheral Transmit-and-Receive Mode
            3. 12.1.5.3.4.3 Peripheral Transmit-Only Mode
            4. 12.1.5.3.4.4 Peripheral Receive-Only Mode
          5. 12.1.5.3.5 MCSPI 3-Pin or 4-Pin Mode
          6. 12.1.5.3.6 MCSPI FIFO Buffer Management
            1. 12.1.5.3.6.1 Buffer Almost Full
            2. 12.1.5.3.6.2 Buffer Almost Empty
            3. 12.1.5.3.6.3 End of Transfer Management
            4. 12.1.5.3.6.4 Multiple MCSPI Word Access
            5. 12.1.5.3.6.5 First MCSPI Word Delay
          7. 12.1.5.3.7 MCSPI Interrupts
            1. 12.1.5.3.7.1 Interrupt Events in Controller Mode
              1. 12.1.5.3.7.1.1 TXx_EMPTY
              2. 12.1.5.3.7.1.2 TXx_UNDERFLOW
              3. 12.1.5.3.7.1.3 RXx_ FULL
              4. 12.1.5.3.7.1.4 End Of Word Count
            2. 12.1.5.3.7.2 Interrupt Events in Peripheral Mode
              1. 12.1.5.3.7.2.1 TXx_EMPTY
              2. 12.1.5.3.7.2.2 TXx_UNDERFLOW
              3. 12.1.5.3.7.2.3 RXx_FULL
              4. 12.1.5.3.7.2.4 RX0_OVERFLOW
              5. 12.1.5.3.7.2.5 End Of Word Count
            3. 12.1.5.3.7.3 Interrupt-Driven Operation
            4. 12.1.5.3.7.4 Polling
          8. 12.1.5.3.8 MCSPI DMA Requests
          9. 12.1.5.3.9 MCSPI Power Saving Management
            1. 12.1.5.3.9.1 Normal Mode
            2. 12.1.5.3.9.2 Idle Mode
              1. 12.1.5.3.9.2.1 Force-Idle Mode
        4. 12.1.5.4 MCSPI Programming Guide
          1. 12.1.5.4.1 MCSPI Operational Mode Configuration
            1. 12.1.5.4.1.1 MCSPI Operational Modes
              1. 12.1.5.4.1.1.1 Common Transfer Sequence
              2. 12.1.5.4.1.1.2 End of Transfer Sequences
              3. 12.1.5.4.1.1.3 Transmit-and-Receive (Controller and Peripheral)
              4. 12.1.5.4.1.1.4 Transmit-Only (Controller and Peripheral)
                1. 12.1.5.4.1.1.4.1 Based on Interrupt Requests
                2. 12.1.5.4.1.1.4.2 Based on DMA Write Requests
              5. 12.1.5.4.1.1.5 Controller Normal Receive-Only
                1. 12.1.5.4.1.1.5.1 Based on Interrupt Requests
                2. 12.1.5.4.1.1.5.2 Based on DMA Read Requests
              6. 12.1.5.4.1.1.6 Controller Turbo Receive-Only
                1. 12.1.5.4.1.1.6.1 Based on Interrupt Requests
                2. 12.1.5.4.1.1.6.2 Based on DMA Read Requests
              7. 12.1.5.4.1.1.7 Peripheral Receive-Only
              8. 12.1.5.4.1.1.8 Transfer Procedures With FIFO
                1. 12.1.5.4.1.1.8.1 Common Transfer Sequence in FIFO Mode
                2. 12.1.5.4.1.1.8.2 End of Transfer Sequences in FIFO Mode
                3. 12.1.5.4.1.1.8.3 Transmit-and-Receive With Word Count
                4. 12.1.5.4.1.1.8.4 Transmit-and-Receive Without Word Count
                5. 12.1.5.4.1.1.8.5 Transmit-Only
                6. 12.1.5.4.1.1.8.6 Receive-Only With Word Count
                7. 12.1.5.4.1.1.8.7 Receive-Only Without Word Count
              9. 12.1.5.4.1.1.9 Common Transfer Procedures Without FIFO – Polling Method
                1. 12.1.5.4.1.1.9.1 Receive-Only Procedure – Polling Method
                2. 12.1.5.4.1.1.9.2 Receive-Only Procedure – Interrupt Method
                3. 12.1.5.4.1.1.9.3 Transmit-Only Procedure – Polling Method
                4. 12.1.5.4.1.1.9.4 Transmit-and-Receive Procedure – Polling Method
      6. 12.1.6 Universal Asynchronous Receiver/Transmitter (UART)
        1. 12.1.6.1 UART Overview
          1. 12.1.6.1.1 UART Features
          2. 12.1.6.1.2 IrDA Features
          3. 12.1.6.1.3 CIR Features
          4. 12.1.6.1.4 UART Ports
        2. 12.1.6.2 UART Environment
        3. 12.1.6.3 UART Functional Description
          1. 12.1.6.3.1 UART Block Diagram
          2. 12.1.6.3.2 UART Clock Configuration
          3. 12.1.6.3.3 UART Software Reset
            1. 12.1.6.3.3.1 Independent TX/RX
          4. 12.1.6.3.4 UART Power Management
            1. 12.1.6.3.4.1 UART Mode Power Management
              1. 12.1.6.3.4.1.1 Module Power Saving
              2. 12.1.6.3.4.1.2 System Power Saving
            2. 12.1.6.3.4.2 IrDA Mode Power Management
              1. 12.1.6.3.4.2.1 Module Power Saving
              2. 12.1.6.3.4.2.2 System Power Saving
            3. 12.1.6.3.4.3 CIR Mode Power Management
              1. 12.1.6.3.4.3.1 Module Power Saving
              2. 12.1.6.3.4.3.2 System Power Saving
            4. 12.1.6.3.4.4 Local Power Management
          5. 12.1.6.3.5 UART Interrupt Requests
            1. 12.1.6.3.5.1 UART Mode Interrupt Management
              1. 12.1.6.3.5.1.1 UART Interrupts
              2. 12.1.6.3.5.1.2 Wake-Up Interrupt
            2. 12.1.6.3.5.2 IrDA Mode Interrupt Management
              1. 12.1.6.3.5.2.1 IrDA Interrupts
              2. 12.1.6.3.5.2.2 Wake-Up Interrupts
            3. 12.1.6.3.5.3 CIR Mode Interrupt Management
              1. 12.1.6.3.5.3.1 CIR Interrupts
              2. 12.1.6.3.5.3.2 Wake-Up Interrupts
          6. 12.1.6.3.6 UART FIFO Management
            1. 12.1.6.3.6.1 FIFO Trigger
              1. 12.1.6.3.6.1.1 Transmit FIFO Trigger
              2. 12.1.6.3.6.1.2 Receive FIFO Trigger
            2. 12.1.6.3.6.2 FIFO Interrupt Mode
            3. 12.1.6.3.6.3 FIFO Polled Mode Operation
            4. 12.1.6.3.6.4 FIFO DMA Mode Operation
              1. 12.1.6.3.6.4.1 DMA sequence to disable TX DMA
              2. 12.1.6.3.6.4.2 DMA Transfers (DMA Mode 1, 2, or 3)
              3. 12.1.6.3.6.4.3 DMA Transmission
              4. 12.1.6.3.6.4.4 DMA Reception
          7. 12.1.6.3.7 UART Mode Selection
            1. 12.1.6.3.7.1 Register Access Modes
              1. 12.1.6.3.7.1.1 Operational Mode and Configuration Modes
              2. 12.1.6.3.7.1.2 Register Access Submode
              3. 12.1.6.3.7.1.3 Registers Available for the Register Access Modes
            2. 12.1.6.3.7.2 UART/RS-485/IrDA (SIR, MIR, FIR)/CIR Mode Selection
              1. 12.1.6.3.7.2.1 Registers Available for the UART Function
              2. 12.1.6.3.7.2.2 Registers Available for the IrDA Function
              3. 12.1.6.3.7.2.3 Registers Available for the CIR Function
          8. 12.1.6.3.8 UART Protocol Formatting
            1. 12.1.6.3.8.1 UART Mode
              1. 12.1.6.3.8.1.1 UART Clock Generation: Baud Rate Generation
              2. 12.1.6.3.8.1.2 Choosing the Appropriate Divisor Value
              3. 12.1.6.3.8.1.3 UART Data Formatting
                1. 12.1.6.3.8.1.3.1 Frame Formatting
                2. 12.1.6.3.8.1.3.2 Hardware Flow Control
                3. 12.1.6.3.8.1.3.3 Software Flow Control
                  1. 1.6.3.8.1.3.3.1 Receive (RX)
                  2. 1.6.3.8.1.3.3.2 Transmit (TX)
                4. 12.1.6.3.8.1.3.4 Autobauding Modes
                5. 12.1.6.3.8.1.3.5 Error Detection
                6. 12.1.6.3.8.1.3.6 Overrun During Receive
                7. 12.1.6.3.8.1.3.7 Time-Out and Break Conditions
                  1. 1.6.3.8.1.3.7.1 Time-Out Counter
                  2. 1.6.3.8.1.3.7.2 Break Condition
            2. 12.1.6.3.8.2 RS-485 Mode
              1. 12.1.6.3.8.2.1 RS-485 External Transceiver Direction Control
            3. 12.1.6.3.8.3 IrDA Mode
              1. 12.1.6.3.8.3.1 IrDA Clock Generation: Baud Generator
              2. 12.1.6.3.8.3.2 Choosing the Appropriate Divisor Value
              3. 12.1.6.3.8.3.3 IrDA Data Formatting
                1. 12.1.6.3.8.3.3.1  IR RX Polarity Control
                2. 12.1.6.3.8.3.3.2  IrDA Reception Control
                3. 12.1.6.3.8.3.3.3  IR Address Checking
                4. 12.1.6.3.8.3.3.4  Frame Closing
                5. 12.1.6.3.8.3.3.5  Store and Controlled Transmission
                6. 12.1.6.3.8.3.3.6  Error Detection
                7. 12.1.6.3.8.3.3.7  Underrun During Transmission
                8. 12.1.6.3.8.3.3.8  Overrun During Receive
                9. 12.1.6.3.8.3.3.9  Status FIFO
                10. 12.1.6.3.8.3.3.10 Multi-drop Parity Mode with Address Match
                11. 12.1.6.3.8.3.3.11 Time-guard
              4. 12.1.6.3.8.3.4 SIR Mode Data Formatting
                1. 12.1.6.3.8.3.4.1 Abort Sequence
                2. 12.1.6.3.8.3.4.2 Pulse Shaping
                3. 12.1.6.3.8.3.4.3 SIR Free Format Programming
              5. 12.1.6.3.8.3.5 MIR and FIR Mode Data Formatting
            4. 12.1.6.3.8.4 CIR Mode
              1. 12.1.6.3.8.4.1 CIR Mode Clock Generation
              2. 12.1.6.3.8.4.2 CIR Data Formatting
                1. 12.1.6.3.8.4.2.1 IR RX Polarity Control
                2. 12.1.6.3.8.4.2.2 CIR Transmission
                3. 12.1.6.3.8.4.2.3 CIR Reception
        4. 12.1.6.4 UART Programming Guide
          1. 12.1.6.4.1 UART Mode selection
          2. 12.1.6.4.2 UART Submode selection
          3. 12.1.6.4.3 UART Load FIFO trigger and DMA mode settings
            1. 12.1.6.4.3.1 DMA mode Settings
            2. 12.1.6.4.3.2 FIFO Trigger Settings
          4. 12.1.6.4.4 UART Protocol, Baud rate and interrupt settings
            1. 12.1.6.4.4.1 Baud rate settings
            2. 12.1.6.4.4.2 Interrupt settings
            3. 12.1.6.4.4.3 Protocol settings
            4. 12.1.6.4.4.4 UART/RS-485/IrDA(SIR/MIR/FIR)/CIR
            5. 12.1.6.4.4.5 UART Multi-drop Parity Address Match Mode Configuration
          5. 12.1.6.4.5 UART Hardware and Software Flow Control Configuration
            1. 12.1.6.4.5.1 Hardware Flow Control Configuration
            2. 12.1.6.4.5.2 Software Flow Control Configuration
          6. 12.1.6.4.6 IrDA Programming Model
            1. 12.1.6.4.6.1 SIR mode
              1. 12.1.6.4.6.1.1 Receive
              2. 12.1.6.4.6.1.2 Transmit
            2. 12.1.6.4.6.2 MIR mode
              1. 12.1.6.4.6.2.1 Receive
              2. 12.1.6.4.6.2.2 Transmit
            3. 12.1.6.4.6.3 FIR mode
              1. 12.1.6.4.6.3.1 Receive
              2. 12.1.6.4.6.3.2 Transmit
    2. 12.2  High-speed Serial Interfaces
      1. 12.2.1 Gigabit Ethernet MAC (CPSW)
        1. 12.2.1.1 CPSW Programming Guide
          1. 12.2.1.1.1 Initialization and Configuration of CPSW Subsystem
          2. 12.2.1.1.2 CPSW Reset
          3. 12.2.1.1.3 MDIO Software Interface
            1. 12.2.1.1.3.1 Initializing the MDIO Module
            2. 12.2.1.1.3.2 Writing Data To a PHY Register
            3. 12.2.1.1.3.3 Reading Data From a PHY Register
      2. 12.2.2 Peripheral Component Interconnect Express (PCIe) Subsystem
        1. 12.2.2.1 PCIe Subsystem Overview
          1. 12.2.2.1.1 PCIe Subsystem Features
          2. 12.2.2.1.2 PCIe Subsystem Ports
        2. 12.2.2.2 PCIe Environment
        3. 12.2.2.3 PCIe Subsystem Functional Description
          1. 12.2.2.3.1  PCIe Subsystem Block Diagram
            1. 12.2.2.3.1.1 PCIe Core Module
            2. 12.2.2.3.1.2 PCIe PHY Interface
            3. 12.2.2.3.1.3 CBA Infrastructure
            4. 12.2.2.3.1.4 VBUSM to AXI Bridges
            5. 12.2.2.3.1.5 AXI to VBUSM Bridges
            6. 12.2.2.3.1.6 VBUSP to APB Bridge
            7. 12.2.2.3.1.7 Custom Logic
          2. 12.2.2.3.2  PCIe Subsystem Reset Schemes
            1. 12.2.2.3.2.1 PCIe Conventional Reset
            2. 12.2.2.3.2.2 PCIe Function Level Reset
            3. 12.2.2.3.2.3 PCIe Reset Isolation
              1. 12.2.2.3.2.3.1 Root Port Reset with Device Not Reset
              2. 12.2.2.3.2.3.2 Device Reset with Root Port Not Reset
              3. 12.2.2.3.2.3.3 End Point Device Reset with Root Port Not Reset
              4. 12.2.2.3.2.3.4 Device Reset with End Point Device Not Reset
            4. 12.2.2.3.2.4 PCIe Reset Limitations
            5. 12.2.2.3.2.5 PCIe Reset Requirements
          3. 12.2.2.3.3  PCIe Subsystem Power Management
            1. 12.2.2.3.3.1 CBA Power Management
          4. 12.2.2.3.4  PCIe Subsystem Interrupts
            1. 12.2.2.3.4.1 Interrupts Aggregation
            2. 12.2.2.3.4.2 Interrupt Generation in EP Mode
              1. 12.2.2.3.4.2.1 Legacy Interrupt Generation in EP Mode
              2. 12.2.2.3.4.2.2 MSI and MSI-X Interrupt Generation
            3. 12.2.2.3.4.3 Interrupt Reception in EP Mode
              1. 12.2.2.3.4.3.1 PCIe Core Downstream Interrupts
              2. 12.2.2.3.4.3.2 PCIe Core Function Level Reset Interrupts
              3. 12.2.2.3.4.3.3 PCIe Core Power Management Event Interrupts
              4. 12.2.2.3.4.3.4 PCIe Core Hot Reset Request Interrupt
              5. 12.2.2.3.4.3.5 PTM Valid Interrupt
            4. 12.2.2.3.4.4 Interrupt Generation in RP Mode
            5. 12.2.2.3.4.5 Interrupt Reception in RP Mode
              1. 12.2.2.3.4.5.1 PCIe Legacy Interrupt Reception in RP Mode
              2. 12.2.2.3.4.5.2 MSI/MSI-X Interrupt Reception in RP Mode
              3. 12.2.2.3.4.5.3 Advanced Error Reporting Interrupt
            6. 12.2.2.3.4.6 Common Interrupt Reception in RP and EP Modes
              1. 12.2.2.3.4.6.1 PCIe Local Interrupt
              2. 12.2.2.3.4.6.2 PHY Interrupt
              3. 12.2.2.3.4.6.3 Link down Interrupt
              4. 12.2.2.3.4.6.4 Transaction Error Interrupts
              5. 12.2.2.3.4.6.5 Power Management Event Interrupt
              6. 12.2.2.3.4.6.6 Active Internal Diagnostics Interrupts
            7. 12.2.2.3.4.7 ECC Aggregator Interrupts
            8. 12.2.2.3.4.8 CPTS Interrupt
          5. 12.2.2.3.5  PCIe Subsystem DMA Support
            1. 12.2.2.3.5.1 PCIe DMA Support in RP Mode
            2. 12.2.2.3.5.2 PCIe DMA Support in EP Mode
          6. 12.2.2.3.6  PCIe Subsystem Transactions
            1. 12.2.2.3.6.1 PCIe Supported Transactions
            2. 12.2.2.3.6.2 PCIe Transaction Limitations
          7. 12.2.2.3.7  PCIe Subsystem Address Translation
            1. 12.2.2.3.7.1 PCIe Inbound Address Translation
              1. 12.2.2.3.7.1.1 Root Port Inbound PCIe to AXI Address Translation
              2. 12.2.2.3.7.1.2 End Point Inbound PCIe to AXI Address Translation
            2. 12.2.2.3.7.2 PCIe Outbound Address Translation
              1. 12.2.2.3.7.2.1 PCIe Outbound Address Translation Bypass
          8. 12.2.2.3.8  PCIe Subsystem Virtualization Support
            1. 12.2.2.3.8.1 End Point SR-IOV Support
            2. 12.2.2.3.8.2 Root Port ATS Support
            3. 12.2.2.3.8.3 VirtID Mapping
          9. 12.2.2.3.9  PCIe Subsystem Quality-of-Service (QoS)
          10. 12.2.2.3.10 PCIe Subsystem Precision Time Measurement (PTM)
          11. 12.2.2.3.11 PCIe Subsystem Loopback
            1. 12.2.2.3.11.1 PCIe PIPE Loopback
              1. 12.2.2.3.11.1.1 PIPE Loopback Master Mode
              2. 12.2.2.3.11.1.2 PIPE Loopback Slave Mode
          12. 12.2.2.3.12 PCIe Subsystem Error Handling
            1. 12.2.2.3.12.1 PCIe AXI to/from VBUSM Bus Error Mapping
          13. 12.2.2.3.13 PCIe Subsystem Internal Diagnostics Features
            1. 12.2.2.3.13.1 PCIe Parity
            2. 12.2.2.3.13.2 ECC Aggregators
            3. 12.2.2.3.13.3 RAM ECC Inversion
          14. 12.2.2.3.14 LTSSM State Encoding
      3. 12.2.3 Universal Serial Bus (USB) Subsystem
        1. 12.2.3.1 USB Overview
          1. 12.2.3.1.1 USB Features
          2. 12.2.3.1.2 USB Ports
          3. 12.2.3.1.3 USB Terminology
        2. 12.2.3.2 USB Environment
        3. 12.2.3.3 USB Functional Description
          1. 12.2.3.3.1 USB Type-C Connector Support
          2. 12.2.3.3.2 USB Controller Reset
          3. 12.2.3.3.3 Overcurrent Detection
          4. 12.2.3.3.4 Top-Level Initialization Sequence
      4. 12.2.4 Serializer/Deserializer (SerDes)
        1. 12.2.4.1 SerDes Overview
          1. 12.2.4.1.1 SerDes Features
          2. 12.2.4.1.2 SerDes Ports
          3. 12.2.4.1.3 Industry Standards Compatibility
        2. 12.2.4.2 SerDes Environment
          1. 12.2.4.2.1 SerDes I/Os
        3. 12.2.4.3 SerDes Integration
          1. 12.2.4.3.1 WIZ Settings
            1. 12.2.4.3.1.1 Interface Selection
            2. 12.2.4.3.1.2 ACSPCIe Reference Clock Selection
        4. 12.2.4.4 SerDes Functional Description
          1. 12.2.4.4.1 SerDes Block Diagram
    3. 12.3  Memory Interfaces
      1. 12.3.1 Flash Subsystem (FSS)
        1. 12.3.1.1 FSS Overview
          1. 12.3.1.1.1 FSS Features
          2. 12.3.1.1.2 Flash Ports
        2. 12.3.1.2 FSS Environment
        3. 12.3.1.3 FSS Functional Description
          1. 12.3.1.3.1 FSS Block Diagram
          2. 12.3.1.3.2 FSS ECC Support
          3. 12.3.1.3.3 FSS Modes of Operation
          4. 12.3.1.3.4 FSS Memory Regions
        4. 12.3.1.4 FSS Programming Guide
          1. 12.3.1.4.1 FSS Initialization Sequence
          2. 12.3.1.4.2 FSS Real-Time Operation
          3. 12.3.1.4.3 FSS Power Up/Down Sequence
      2. 12.3.2 Octal Serial Peripheral Interface (OSPI)
        1. 12.3.2.1 OSPI Overview
          1. 12.3.2.1.1 OSPI Features
          2. 12.3.2.1.2 OSPI Ports
        2. 12.3.2.2 OSPI Environment
        3. 12.3.2.3 OSPI Functional Description
          1. 12.3.2.3.1  OSPI Block Diagram
            1. 12.3.2.3.1.1 Data Slave Interface
            2. 12.3.2.3.1.2 Configuration Slave Interface
            3. 12.3.2.3.1.3 OSPI Clock Domains
          2. 12.3.2.3.2  OSPI Modes
            1. 12.3.2.3.2.1 Read Data Capture
              1. 12.3.2.3.2.1.1 Mechanisms of Data Capturing
              2. 12.3.2.3.2.1.2 Data Capturing Mechanism Using Taps
              3. 12.3.2.3.2.1.3 Data Capturing Mechanism Using PHY Module
            2. 12.3.2.3.2.2 External Pull Down on DQS
          3. 12.3.2.3.3  OSPI Power Management
          4. 12.3.2.3.4  Auto HW Polling
          5. 12.3.2.3.5  Flash Reset
          6. 12.3.2.3.6  OSPI Memory Regions
          7. 12.3.2.3.7  OSPI Interrupt Requests
          8. 12.3.2.3.8  OSPI Data Interface
            1. 12.3.2.3.8.1 Data Interface Address Remapping
            2. 12.3.2.3.8.2 Write Protection
            3. 12.3.2.3.8.3 Access Forwarding
          9. 12.3.2.3.9  OSPI Direct Access Controller (DAC)
          10. 12.3.2.3.10 OSPI Indirect Access Controller (INDAC)
            1. 12.3.2.3.10.1 Indirect Read Controller
              1. 12.3.2.3.10.1.1 Indirect Read Transfer Process
            2. 12.3.2.3.10.2 Indirect Write Controller
              1. 12.3.2.3.10.2.1 Indirect Write Transfer Process
            3. 12.3.2.3.10.3 Indirect Access Queuing
            4. 12.3.2.3.10.4 Consecutive Writes and Reads Using Indirect Transfers
            5. 12.3.2.3.10.5 Accessing the SRAM
          11. 12.3.2.3.11 OSPI Software-Triggered Instruction Generator (STIG)
            1. 12.3.2.3.11.1 Servicing a STIG Request
            2. 12.3.2.3.11.2 2153
          12. 12.3.2.3.12 OSPI Arbitration Between Direct / Indirect Access Controller and STIG
          13. 12.3.2.3.13 OSPI Command Translation
          14. 12.3.2.3.14 Selecting the Flash Instruction Type
          15. 12.3.2.3.15 OSPI Data Integrity
          16. 12.3.2.3.16 OSPI PHY Module
            1. 12.3.2.3.16.1 PHY Pipeline Mode
            2. 12.3.2.3.16.2 Read Data Capturing by the PHY Module
        4. 12.3.2.4 OSPI Programming Guide
          1. 12.3.2.4.1 Configuring the OSPI Controller for Use After Reset
          2. 12.3.2.4.2 Configuring the OSPI Controller for Optimal Use
          3. 12.3.2.4.3 Using the Flash Command Control Register (STIG Operation)
          4. 12.3.2.4.4 Using SPI Legacy Mode
          5. 12.3.2.4.5 Entering XIP Mode from POR
          6. 12.3.2.4.6 Entering XIP Mode Otherwise
          7. 12.3.2.4.7 Exiting XIP Mode
      3. 12.3.3 HyperBus Interface
        1. 12.3.3.1 HyperBus Overview
          1. 12.3.3.1.1 HyperBus Features
          2. 12.3.3.1.2 Hyperbus Ports
        2. 12.3.3.2 HyperBus Environment
        3. 12.3.3.3 HyperBus Functional Description
          1. 12.3.3.3.1 HyperBus Interrupts
          2. 12.3.3.3.2 HyperBus ECC Support
            1. 12.3.3.3.2.1 ECC Aggregator
          3. 12.3.3.3.3 HyperBus Internal FIFOs
          4. 12.3.3.3.4 HyperBus Data Regions
          5. 12.3.3.3.5 HyperBus True Continuous Read (TCR) Mode
        4. 12.3.3.4 HyperBus Programming Guide
          1. 12.3.3.4.1 HyperBus Initialization Sequence
            1. 12.3.3.4.1.1 HyperFlash Access
            2. 12.3.3.4.1.2 HyperRAM Access
          2. 12.3.3.4.2 HyperBus Real-time Operating Requirements
          3. 12.3.3.4.3 HyperBus Power Up/Down Sequence
      4. 12.3.4 General-Purpose Memory Controller (GPMC)
        1. 12.3.4.1 GPMC Overview
          1. 12.3.4.1.1 GPMC Features
          2. 12.3.4.1.2 GPMC Ports
        2. 12.3.4.2 GPMC Environment
        3. 12.3.4.3 GPMC Functional Description
          1. 12.3.4.3.1  GPMC Block Diagram
          2. 12.3.4.3.2  GPMC Clock Configuration
          3. 12.3.4.3.3  GPMC Power Management
          4. 12.3.4.3.4  GPMC Interrupt Requests
          5. 12.3.4.3.5  GPMC Interconnect Port Interface
          6. 12.3.4.3.6  GPMC Address and Data Bus
            1. 12.3.4.3.6.1 GPMC I/O Configuration Setting
          7. 12.3.4.3.7  GPMC Address Decoder and Chip-Select Configuration
            1. 12.3.4.3.7.1 Chip-Select Base Address and Region Size
            2. 12.3.4.3.7.2 Access Protocol
              1. 12.3.4.3.7.2.1 Supported Devices
              2. 12.3.4.3.7.2.2 Access Size Adaptation and Device Width
              3. 12.3.4.3.7.2.3 Address/Data-Multiplexing Interface
            3. 12.3.4.3.7.3 External Signals
              1. 12.3.4.3.7.3.1 WAIT Pin Monitoring Control
                1. 12.3.4.3.7.3.1.1 Wait Monitoring During Asynchronous Read Access
                2. 12.3.4.3.7.3.1.2 Wait Monitoring During Asynchronous Write Access
                3. 12.3.4.3.7.3.1.3 Wait Monitoring During Synchronous Read Access
                4. 12.3.4.3.7.3.1.4 Wait Monitoring During Synchronous Write Access
                5. 12.3.4.3.7.3.1.5 Wait With NAND Device
                6. 12.3.4.3.7.3.1.6 Idle Cycle Control Between Successive Accesses
                  1. 3.4.3.7.3.1.6.1 Bus Turnaround (BUSTURNAROUND)
                  2. 3.4.3.7.3.1.6.2 Idle Cycles Between Accesses to Same Chip-Select (CYCLE2CYCLESAMECSEN, CYCLE2CYCLEDELAY)
                  3. 3.4.3.7.3.1.6.3 Idle Cycles Between Accesses to Different Chip-Select (CYCLE2CYCLEDIFFCSEN, CYCLE2CYCLEDELAY)
                7. 12.3.4.3.7.3.1.7 Slow Device Support (TIMEPARAGRANULARITY Parameter)
              2. 12.3.4.3.7.3.2 DIR Pin
              3. 12.3.4.3.7.3.3 Reset
              4. 12.3.4.3.7.3.4 Write Protect Signal (nWP)
              5. 12.3.4.3.7.3.5 Byte Enable (nBE1/nBE0)
            4. 12.3.4.3.7.4 Error Handling
          8. 12.3.4.3.8  GPMC Timing Setting
            1. 12.3.4.3.8.1  Read Cycle Time and Write Cycle Time (RDCYCLETIME / WRCYCLETIME)
            2. 12.3.4.3.8.2  nCS: Chip-Select Signal Control Assertion/Deassertion Time (CSONTIME / CSRDOFFTIME / CSWROFFTIME / CSEXTRADELAY)
            3. 12.3.4.3.8.3  nADV/ALE: Address Valid/Address Latch Enable Signal Control Assertion/Deassertion Time (ADVONTIME / ADVRDOFFTIME / ADVWROFFTIME / ADVEXTRADELAY/ADVAADMUXONTIME/ADVAADMUXRDOFFTIME/ADVAADMUXWROFFTIME)
            4. 12.3.4.3.8.4  nOE/nRE: Output Enable/Read Enable Signal Control Assertion/Deassertion Time (OEONTIME / OEOFFTIME / OEEXTRADELAY / OEAADMUXONTIME / OEAADMUXOFFTIME)
            5. 12.3.4.3.8.5  nWE: Write Enable Signal Control Assertion/Deassertion Time (WEONTIME / WEOFFTIME / WEEXTRADELAY)
            6. 12.3.4.3.8.6  GPMC_CLKOUT
            7. 12.3.4.3.8.7  GPMC Output Clock and Control Signals Setup and Hold
            8. 12.3.4.3.8.8  Access Time (RDACCESSTIME / WRACCESSTIME)
              1. 12.3.4.3.8.8.1 Access Time on Read Access
              2. 12.3.4.3.8.8.2 Access Time on Write Access
            9. 12.3.4.3.8.9  Page Burst Access Time (PAGEBURSTACCESSTIME)
              1. 12.3.4.3.8.9.1 Page Burst Access Time on Read Access
              2. 12.3.4.3.8.9.2 Page Burst Access Time on Write Access
            10. 12.3.4.3.8.10 Bus Keeping Support
          9. 12.3.4.3.9  GPMC NOR Access Description
            1. 12.3.4.3.9.1 Asynchronous Access Description
              1. 12.3.4.3.9.1.1 Access on Address/Data Multiplexed Devices
                1. 12.3.4.3.9.1.1.1 Asynchronous Single-Read Operation on an Address/Data Multiplexed Device
                2. 12.3.4.3.9.1.1.2 Asynchronous Single-Write Operation on an Address/Data-Multiplexed Device
                3. 12.3.4.3.9.1.1.3 Asynchronous Multiple (Page) Write Operation on an Address/Data-Multiplexed Device
              2. 12.3.4.3.9.1.2 Access on Address/Address/Data-Multiplexed Devices
                1. 12.3.4.3.9.1.2.1 Asynchronous Single Read Operation on an AAD-Multiplexed Device
                2. 12.3.4.3.9.1.2.2 Asynchronous Single-Write Operation on an AAD-Multiplexed Device
                3. 12.3.4.3.9.1.2.3 Asynchronous Multiple (Page) Read Operation on an AAD-Multiplexed Device
            2. 12.3.4.3.9.2 Synchronous Access Description
              1. 12.3.4.3.9.2.1 Synchronous Single Read
              2. 12.3.4.3.9.2.2 Synchronous Multiple (Burst) Read (4-, 8-, 16-Word16 Burst With Wraparound Capability)
              3. 12.3.4.3.9.2.3 Synchronous Single Write
              4. 12.3.4.3.9.2.4 Synchronous Multiple (Burst) Write
            3. 12.3.4.3.9.3 Asynchronous and Synchronous Accesses in non-multiplexed Mode
              1. 12.3.4.3.9.3.1 Asynchronous Single-Read Operation on non-multiplexed Device
              2. 12.3.4.3.9.3.2 Asynchronous Single-Write Operation on non-multiplexed Device
              3. 12.3.4.3.9.3.3 Asynchronous Multiple (Page Mode) Read Operation on non-multiplexed Device
              4. 12.3.4.3.9.3.4 Synchronous Operations on a non-multiplexed Device
            4. 12.3.4.3.9.4 Page and Burst Support
            5. 12.3.4.3.9.5 System Burst vs External Device Burst Support
          10. 12.3.4.3.10 GPMC pSRAM Access Specificities
          11. 12.3.4.3.11 GPMC NAND Access Description
            1. 12.3.4.3.11.1 NAND Memory Device in Byte or 16-bit Word Stream Mode
              1. 12.3.4.3.11.1.1 Chip-Select Configuration for NAND Interfacing in Byte or Word Stream Mode
              2. 12.3.4.3.11.1.2 NAND Device Command and Address Phase Control
              3. 12.3.4.3.11.1.3 Command Latch Cycle
              4. 12.3.4.3.11.1.4 Address Latch Cycle
              5. 12.3.4.3.11.1.5 NAND Device Data Read and Write Phase Control in Stream Mode
              6. 12.3.4.3.11.1.6 NAND Device General Chip-Select Timing Control Requirement
              7. 12.3.4.3.11.1.7 Read and Write Access Size Adaptation
                1. 12.3.4.3.11.1.7.1 8-Bit-Wide NAND Device
                2. 12.3.4.3.11.1.7.2 16-Bit-Wide NAND Device
            2. 12.3.4.3.11.2 NAND Device-Ready Pin
              1. 12.3.4.3.11.2.1 Ready Pin Monitored by Software Polling
              2. 12.3.4.3.11.2.2 Ready Pin Monitored by Hardware Interrupt
            3. 12.3.4.3.11.3 ECC Calculator
              1. 12.3.4.3.11.3.1 Hamming Code
                1. 12.3.4.3.11.3.1.1 ECC Result Register and ECC Computation Accumulation Size
                2. 12.3.4.3.11.3.1.2 ECC Enabling
                3. 12.3.4.3.11.3.1.3 ECC Computation
                4. 12.3.4.3.11.3.1.4 ECC Comparison and Correction
                5. 12.3.4.3.11.3.1.5 ECC Calculation Based on 8-Bit Word
                6. 12.3.4.3.11.3.1.6 ECC Calculation Based on 16-Bit Word
              2. 12.3.4.3.11.3.2 BCH Code
                1. 12.3.4.3.11.3.2.1 Requirements
                2. 12.3.4.3.11.3.2.2 Memory Mapping of BCH Codeword
                  1. 3.4.3.11.3.2.2.1 Memory Mapping of Data Message
                  2. 3.4.3.11.3.2.2.2 Memory-Mapping of the ECC
                  3. 3.4.3.11.3.2.2.3 Wrapping Modes
                    1. 4.3.11.3.2.2.3.1  Manual Mode (0x0)
                    2. 4.3.11.3.2.2.3.2  Mode 0x1
                    3. 4.3.11.3.2.2.3.3  Mode 0xA (10)
                    4. 4.3.11.3.2.2.3.4  Mode 0x2
                    5. 4.3.11.3.2.2.3.5  Mode 0x3
                    6. 4.3.11.3.2.2.3.6  Mode 0x7
                    7. 4.3.11.3.2.2.3.7  Mode 0x8
                    8. 4.3.11.3.2.2.3.8  Mode 0x4
                    9. 4.3.11.3.2.2.3.9  Mode 0x9
                    10. 4.3.11.3.2.2.3.10 Mode 0x5
                    11. 4.3.11.3.2.2.3.11 Mode 0xB (11)
                    12. 4.3.11.3.2.2.3.12 Mode 0x6
                3. 12.3.4.3.11.3.2.3 Supported NAND Page Mappings and ECC Schemes
                  1. 3.4.3.11.3.2.3.1 Per-Sector Spare Mappings
                  2. 3.4.3.11.3.2.3.2 Pooled Spare Mapping
                  3. 3.4.3.11.3.2.3.3 Per-Sector Spare Mapping, with ECC Separated at the End of the Page
            4. 12.3.4.3.11.4 Prefetch and Write-Posting Engine
              1. 12.3.4.3.11.4.1 General Facts About the Engine Configuration
              2. 12.3.4.3.11.4.2 Prefetch Mode
              3. 12.3.4.3.11.4.3 FIFO Control in Prefetch Mode
              4. 12.3.4.3.11.4.4 Write-Posting Mode
              5. 12.3.4.3.11.4.5 FIFO Control in Write-Posting Mode
              6. 12.3.4.3.11.4.6 Optimizing NAND Access Using the Prefetch and Write-Posting Engine
              7. 12.3.4.3.11.4.7 Interleaved Accesses Between Prefetch and Write-Posting Engine and Other Chip-Selects
          12. 12.3.4.3.12 GPMC Use Cases and Tips
            1. 12.3.4.3.12.1 How to Set GPMC Timing Parameters for Typical Accesses
              1. 12.3.4.3.12.1.1 External Memory Attached to the GPMC Module
              2. 12.3.4.3.12.1.2 Typical GPMC Setup
                1. 12.3.4.3.12.1.2.1 GPMC Configuration for Synchronous Burst Read Access
                2. 12.3.4.3.12.1.2.2 GPMC Configuration for Asynchronous Read Access
                3. 12.3.4.3.12.1.2.3 GPMC Configuration for Asynchronous Single Write Access
            2. 12.3.4.3.12.2 How to Choose a Suitable Memory to Use With the GPMC
              1. 12.3.4.3.12.2.1 Supported Memories or Devices
                1. 12.3.4.3.12.2.1.1 Memory Pin Multiplexing
                2. 12.3.4.3.12.2.1.2 NAND Interface Protocol
                3. 12.3.4.3.12.2.1.3 NOR Interface Protocol
                4. 12.3.4.3.12.2.1.4 Other Technologies
        4. 12.3.4.4 GPMC Basic Programming Model
          1. 12.3.4.4.1 GPMC High-Level Programming Model Overview
          2. 12.3.4.4.2 GPMC Initialization
          3. 12.3.4.4.3 GPMC Configuration in NOR Mode
          4. 12.3.4.4.4 GPMC Configuration in NAND Mode
          5. 12.3.4.4.5 Set Memory Access
          6. 12.3.4.4.6 GPMC Timing Parameters
            1. 12.3.4.4.6.1 GPMC Timing Parameters Formulas
              1. 12.3.4.4.6.1.1 NAND Flash Interface Timing Parameters Formulas
              2. 12.3.4.4.6.1.2 Synchronous NOR Flash Timing Parameters Formulas
              3. 12.3.4.4.6.1.3 Asynchronous NOR Flash Timing Parameters Formulas
      5. 12.3.5 Error Location Module (ELM)
        1. 12.3.5.1 ELM Overview
          1. 12.3.5.1.1 ELM Features
          2. 12.3.5.1.2 ELM Ports
        2. 12.3.5.2 ELM Functional Description
          1. 12.3.5.2.1 ELM Software Reset
          2. 12.3.5.2.2 ELM Power Management
          3. 12.3.5.2.3 ELM Interrupt Requests
          4. 12.3.5.2.4 ELM Processing Initialization
          5. 12.3.5.2.5 ELM Processing Sequence
          6. 12.3.5.2.6 ELM Processing Completion
        3. 12.3.5.3 ELM Basic Programming Model
          1. 12.3.5.3.1 ELM Low-Level Programming Model
            1. 12.3.5.3.1.1 Processing Initialization
            2. 12.3.5.3.1.2 Read Results
            3. 12.3.5.3.1.3 2352
          2. 12.3.5.3.2 Use Case: ELM Used in Continuous Mode
          3. 12.3.5.3.3 Use Case: ELM Used in Page Mode
      6. 12.3.6 Multi-Media Card Secure Digital (MMCSD) Interface
        1. 12.3.6.1 MMCSD Overview
          1. 12.3.6.1.1 MMCSD Features
          2. 12.3.6.1.2 MMCSD Ports
        2. 12.3.6.2 MMCSD Environment
        3. 12.3.6.3 MMCSD Functional Description
          1. 12.3.6.3.1 Block Diagram
          2. 12.3.6.3.2 Memory Regions
          3. 12.3.6.3.3 Interrupt Requests
          4. 12.3.6.3.4 ECC Support
            1. 12.3.6.3.4.1 ECC Aggregator
          5. 12.3.6.3.5 Advanced DMA
          6. 12.3.6.3.6 eMMC PHY BIST
            1. 12.3.6.3.6.1 BIST Overview
            2. 12.3.6.3.6.2 BIST Modes
              1. 12.3.6.3.6.2.1 DS Mode
              2. 12.3.6.3.6.2.2 HS Mode with TXDLY using DLL
              3. 12.3.6.3.6.2.3 HS Mode with TXDLY using Delay Chain
              4. 12.3.6.3.6.2.4 DDR50 Mode with TXDLY using DLL
              5. 12.3.6.3.6.2.5 DDR50 Mode with TXDLY using Delay Chain
              6. 12.3.6.3.6.2.6 HS200 Mode with TX/RXDLY using DLL
              7. 12.3.6.3.6.2.7 HS200 Mode with TX/RXDLY using Delay Chain
              8. 12.3.6.3.6.2.8 HS400 Mode
            3. 12.3.6.3.6.3 BIST Functionality
            4. 12.3.6.3.6.4 Signal Interface
            5. 12.3.6.3.6.5 Programming Flow
              1. 12.3.6.3.6.5.1 DS Mode
                1. 12.3.6.3.6.5.1.1 Configuration
                2. 12.3.6.3.6.5.1.2 BIST Programming
              2. 12.3.6.3.6.5.2 HS Mode with DLY_CHAIN
                1. 12.3.6.3.6.5.2.1 Configuration
                2. 12.3.6.3.6.5.2.2 BIST Programming
              3. 12.3.6.3.6.5.3 HS Mode with DLL
                1. 12.3.6.3.6.5.3.1 Configuration
                2. 12.3.6.3.6.5.3.2 BIST Programming
              4. 12.3.6.3.6.5.4 DDR52 Mode with DLY_CHAIN
                1. 12.3.6.3.6.5.4.1 Configuration
                2. 12.3.6.3.6.5.4.2 BIST Programming
              5. 12.3.6.3.6.5.5 DDR52 Mode with DLL
                1. 12.3.6.3.6.5.5.1 Configuration
                2. 12.3.6.3.6.5.5.2 BIST Programming
              6. 12.3.6.3.6.5.6 HS200 Mode with DLY_CHAIN
                1. 12.3.6.3.6.5.6.1 Configuration
                2. 12.3.6.3.6.5.6.2 BIST Programming
              7. 12.3.6.3.6.5.7 HS200 Mode with DLL
                1. 12.3.6.3.6.5.7.1 Configuration
                2. 12.3.6.3.6.5.7.2 BIST Programming
              8. 12.3.6.3.6.5.8 HS400 Mode with DLL
                1. 12.3.6.3.6.5.8.1 Configuration
                2. 12.3.6.3.6.5.8.2 BIST Programming
            6. 12.3.6.3.6.6 HS200 BIST Result Check Procedure
        4. 12.3.6.4 MMCSD Programming Guide
          1. 12.3.6.4.1 Sequences
            1. 12.3.6.4.1.1  SD Card Detection
            2. 12.3.6.4.1.2  SD Clock Control
              1. 12.3.6.4.1.2.1 Internal Clock Setup Sequence
              2. 12.3.6.4.1.2.2 SD Clock Supply and Stop Sequence
              3. 12.3.6.4.1.2.3 SD Clock Frequency Change Sequence
            3. 12.3.6.4.1.3  SD Bus Power Control
            4. 12.3.6.4.1.4  Changing Bus Width
            5. 12.3.6.4.1.5  Timeout Setting on DAT Line
            6. 12.3.6.4.1.6  Card Initialization and Identification (for SD I/F)
              1. 12.3.6.4.1.6.1 Signal Voltage Switch Procedure (for UHS-I)
            7. 12.3.6.4.1.7  SD Transaction Generation
              1. 12.3.6.4.1.7.1 Transaction Control without Data Transfer Using DAT Line
                1. 12.3.6.4.1.7.1.1 The Sequence to Issue a SD Command
                2. 12.3.6.4.1.7.1.2 The Sequence to Finalize a Command
              2. 12.3.6.4.1.7.2 Transaction Control with Data Transfer Using DAT Line
                1. 12.3.6.4.1.7.2.1 Not using DMA
                2. 12.3.6.4.1.7.2.2 Using SDMA
                3. 12.3.6.4.1.7.2.3 Using ADMA
            8. 12.3.6.4.1.8  Abort Transaction
              1. 12.3.6.4.1.8.1 Asynchronous Abort
              2. 12.3.6.4.1.8.2 Synchronous Abort
            9. 12.3.6.4.1.9  Changing Bus Speed Mode
            10. 12.3.6.4.1.10 Error Recovery
              1. 12.3.6.4.1.10.1 Error Interrupt Recovery
              2. 12.3.6.4.1.10.2 Auto CMD12 Error Recovery
            11. 12.3.6.4.1.11 Wakeup Control (Optional)
            12. 12.3.6.4.1.12 Suspend/Resume (Optional, Not Supported from Version 4.00)
              1. 12.3.6.4.1.12.1 Suspend Sequence
              2. 12.3.6.4.1.12.2 Resume Sequence
              3. 12.3.6.4.1.12.3 Stop At Block Gap/Continue Timing for Read Transaction
              4. 12.3.6.4.1.12.4 Stop At Block Gap/Continue Timing for Write Transaction
          2. 12.3.6.4.2 Driver Flow Sequence
            1. 12.3.6.4.2.1 Host Controller Setup and Card Detection
              1. 12.3.6.4.2.1.1 Host Controller Setup Sequence
              2. 12.3.6.4.2.1.2 Card Interface Detection Sequence
            2. 12.3.6.4.2.2 Boot Operation
              1. 12.3.6.4.2.2.1 Normal Boot Operation: (For Legacy eMMC 5.0)
              2. 12.3.6.4.2.2.2 Alternate Boot Operation (For Legacy eMMC 5.0):
              3. 12.3.6.4.2.2.3 Boot Code Chunk Read Operation (For Legacy eMMC 5.0):
            3. 12.3.6.4.2.3 Retuning procedure (For Legacy Interface)
              1. 12.3.6.4.2.3.1 Sampling Clock Tuning
              2. 12.3.6.4.2.3.2 Tuning Modes
              3. 12.3.6.4.2.3.3 Re-Tuning Mode 2
            4. 12.3.6.4.2.4 Command Queuing Driver Flow Sequence
              1. 12.3.6.4.2.4.1 Command Queuing Initialization Sequence
              2. 12.3.6.4.2.4.2 Task Issuance Sequence
              3. 12.3.6.4.2.4.3 Task Execution and Completion Sequence
              4. 12.3.6.4.2.4.4 Task Discard and Clear Sequence
              5. 12.3.6.4.2.4.5 Error Detect and Recovery when CQ is enabled
    4. 12.4  Industrial and Control Interfaces
      1. 12.4.1 Enhanced Capture (ECAP) Module
        1. 12.4.1.1 ECAP Overview
          1. 12.4.1.1.1 ECAP Features
          2. 12.4.1.1.2 ECAP Ports
        2. 12.4.1.2 ECAP Environment
        3. 12.4.1.3 ECAP Functional Description
          1. 12.4.1.3.1 Capture and APWM Operating Modes
            1. 12.4.1.3.1.1 ECAP Capture Mode Description
              1. 12.4.1.3.1.1.1 ECAP Event Prescaler
              2. 12.4.1.3.1.1.2 ECAP Edge Polarity Select and Qualifier
              3. 12.4.1.3.1.1.3 ECAP Continuous/One-Shot Control
              4. 12.4.1.3.1.1.4 ECAP 32-Bit Counter and Phase Control
              5. 12.4.1.3.1.1.5 CAP1-CAP4 Registers
              6. 12.4.1.3.1.1.6 ECAP Interrupt Control
              7. 12.4.1.3.1.1.7 ECAP Shadow Load and Lockout Control
            2. 12.4.1.3.1.2 ECAP APWM Mode Operation
          2. 12.4.1.3.2 Summary of ECAP Functional Registers
        4. 12.4.1.4 ECAP Use Cases
          1. 12.4.1.4.1 Absolute Time-Stamp Operation Rising Edge Trigger Example
            1. 12.4.1.4.1.1 Code Snippet for CAP Mode Absolute Time, Rising Edge Trigger
          2. 12.4.1.4.2 Absolute Time-Stamp Operation Rising and Falling Edge Trigger Example
            1. 12.4.1.4.2.1 Code Snippet for CAP Mode Absolute Time, Rising and Falling Edge Trigger
          3. 12.4.1.4.3 Time Difference (Delta) Operation Rising Edge Trigger Example
            1. 12.4.1.4.3.1 Code Snippet for CAP Mode Delta Time, Rising Edge Trigger
          4. 12.4.1.4.4 Time Difference (Delta) Operation Rising and Falling Edge Trigger Example
            1. 12.4.1.4.4.1 Code Snippet for CAP Mode Delta Time, Rising and Falling Edge Triggers
          5. 12.4.1.4.5 Application of the APWM Mode
            1. 12.4.1.4.5.1 Simple PWM Generation (Independent Channel/s) Example
              1. 12.4.1.4.5.1.1 Code Snippet for APWM Mode
            2. 12.4.1.4.5.2 Multichannel PWM Generation with Synchronization Example
              1. 12.4.1.4.5.2.1 Code Snippet for Multichannel PWM Generation with Synchronization
            3. 12.4.1.4.5.3 Multichannel PWM Generation with Phase Control Example
              1. 12.4.1.4.5.3.1 Code Snippet for Multichannel PWM Generation with Phase Control
      2. 12.4.2 Enhanced Pulse Width Modulation (EPWM) Module
        1. 12.4.2.1 EPWM Overview
          1. 12.4.2.1.1 EPWM Features
          2. 12.4.2.1.2 EPWM Ports
        2. 12.4.2.2 ECAP Environment
        3. 12.4.2.3 EPWM Functional Description
          1. 12.4.2.3.1  EPWM Submodule Features
            1. 12.4.2.3.1.1 Constant Definitions Used in the EPWM Code Examples
          2. 12.4.2.3.2  EPWM Time-Base (TB) Submodule
            1. 12.4.2.3.2.1 Overview
            2. 12.4.2.3.2.2 Controlling and Monitoring the EPWM Time-Base Submodule
            3. 12.4.2.3.2.3 Calculating PWM Period and Frequency
              1. 12.4.2.3.2.3.1 EPWM Time-Base Period Shadow Register
              2. 12.4.2.3.2.3.2 EPWM Time-Base Counter Synchronization
            4. 12.4.2.3.2.4 Phase Locking the Time-Base Clocks of Multiple EPWM Modules
            5. 12.4.2.3.2.5 EPWM Time-Base Counter Modes and Timing Waveforms
          3. 12.4.2.3.3  EPWM Counter-Compare (CC) Submodule
            1. 12.4.2.3.3.1 Overview
            2. 12.4.2.3.3.2 Controlling and Monitoring the EPWM Counter-Compare Submodule
            3. 12.4.2.3.3.3 Operational Highlights for the EPWM Counter-Compare Submodule
            4. 12.4.2.3.3.4 EPWM Counter-Compare Submodule Timing Waveforms
          4. 12.4.2.3.4  EPWM Action-Qualifier (AQ) Submodule
            1. 12.4.2.3.4.1 Overview
            2. 12.4.2.3.4.2 Controlling and Monitoring the EPWM Action-Qualifier Submodule
            3. 12.4.2.3.4.3 EPWM Action-Qualifier Event Priority
            4. 12.4.2.3.4.4 Waveforms for Common EPWM Configurations
          5. 12.4.2.3.5  EPWM Dead-Band Generator (DB) Submodule
            1. 12.4.2.3.5.1 Overview
            2. 12.4.2.3.5.2 Controlling and Monitoring the EPWM Dead-Band Submodule
            3. 12.4.2.3.5.3 Operational Highlights for the EPWM Dead-Band Generator Submodule
          6. 12.4.2.3.6  EPWM-Chopper (PC) Submodule
            1. 12.4.2.3.6.1 Overview
            2. 12.4.2.3.6.2 2523
            3. 12.4.2.3.6.3 Controlling the EPWM-Chopper Submodule
            4. 12.4.2.3.6.4 Operational Highlights for the EPWM-Chopper Submodule
            5. 12.4.2.3.6.5 EPWM-Chopper Waveforms
              1. 12.4.2.3.6.5.1 EPWM-Chopper One-Shot Pulse
              2. 12.4.2.3.6.5.2 EPWM-Chopper Duty Cycle Control
          7. 12.4.2.3.7  EPWM Trip-Zone (TZ) Submodule
            1. 12.4.2.3.7.1 Overview
            2. 12.4.2.3.7.2 Controlling and Monitoring the EPWM Trip-Zone Submodule
            3. 12.4.2.3.7.3 Operational Highlights for the EPWM Trip-Zone Submodule
            4. 12.4.2.3.7.4 Generating EPWM Trip-Event Interrupts
          8. 12.4.2.3.8  EPWM Event-Trigger (ET) Submodule
            1. 12.4.2.3.8.1 Overview
            2. 12.4.2.3.8.2 Controlling and Monitoring the EPWM Event-Trigger Submodule
            3. 12.4.2.3.8.3 Operational Overview of the EPWM Event-Trigger Submodule
            4. 12.4.2.3.8.4 2538
          9. 12.4.2.3.9  EPWM High Resolution (HRPWM) Submodule
            1. 12.4.2.3.9.1 Overview
            2. 12.4.2.3.9.2 Architecture of the High-Resolution PWM Submodule
            3. 12.4.2.3.9.3 Controlling and Monitoring the High-Resolution PWM Submodule
            4. 12.4.2.3.9.4 Configuring the High-Resolution PWM Submodule
            5. 12.4.2.3.9.5 Operational Highlights for the High-Resolution PWM Submodule
              1. 12.4.2.3.9.5.1 HRPWM Edge Positioning
              2. 12.4.2.3.9.5.2 HRPWM Scaling Considerations
              3. 12.4.2.3.9.5.3 HRPWM Duty Cycle Range Limitation
          10. 12.4.2.3.10 EPWM / HRPWM Functional Register Groups
          11. 12.4.2.3.11 Proper EPWM Interrupt Initialization Procedure
      3. 12.4.3 Enhanced Quadrature Encoder Pulse (EQEP) Module
        1. 12.4.3.1 EQEP Overview
          1. 12.4.3.1.1 EQEP Features
          2. 12.4.3.1.2 EQEP Ports
        2. 12.4.3.2 EQEP Environment
        3. 12.4.3.3 EQEP Functional Description
          1. 12.4.3.3.1 EQEP Inputs
          2. 12.4.3.3.2 EQEP Quadrature Decoder Unit (QDU)
            1. 12.4.3.3.2.1 EQEP Position Counter Input Modes
              1. 12.4.3.3.2.1.1 Quadrature Count Mode
              2. 12.4.3.3.2.1.2 EQEP Direction-count Mode
              3. 12.4.3.3.2.1.3 EQEP Up-Count Mode
              4. 12.4.3.3.2.1.4 EQEP Down-Count Mode
            2. 12.4.3.3.2.2 EQEP Input Polarity Selection
            3. 12.4.3.3.2.3 EQEP Position-Compare Sync Output
          3. 12.4.3.3.3 EQEP Position Counter and Control Unit (PCCU)
            1. 12.4.3.3.3.1 EQEP Position Counter Operating Modes
              1. 12.4.3.3.3.1.1 EQEP Position Counter Reset on Index Event (EQEP_QDEC_QEP_CTL[29-28] PCRM] = 0b00)
              2. 12.4.3.3.3.1.2 EQEP Position Counter Reset on Maximum Position (EQEP_QDEC_QEP_CTL[29-28] PCRM=0b01)
              3. 12.4.3.3.3.1.3 Position Counter Reset on the First Index Event (EQEP_QDEC_QEP_CTL[29-28] PCRM = 0b10)
              4. 12.4.3.3.3.1.4 Position Counter Reset on Unit Time out Event (EQEP_QDEC_QEP_CTL[29-28] PCRM = 0b11)
            2. 12.4.3.3.3.2 EQEP Position Counter Latch
              1. 12.4.3.3.3.2.1 Index Event Latch
              2. 12.4.3.3.3.2.2 EQEP Strobe Event Latch
            3. 12.4.3.3.3.3 EQEP Position Counter Initialization
            4. 12.4.3.3.3.4 EQEP Position-Compare Unit
          4. 12.4.3.3.4 EQEP Edge Capture Unit
          5. 12.4.3.3.5 EQEP Watchdog
          6. 12.4.3.3.6 Unit Timer Base
          7. 12.4.3.3.7 EQEP Interrupt Structure
          8. 12.4.3.3.8 Summary of EQEP Functional Registers
      4. 12.4.4 Controller Area Network (MCAN)
        1. 12.4.4.1 MCAN Overview
          1. 12.4.4.1.1 MCAN Features
          2. 12.4.4.1.2 MCAN Ports
        2. 12.4.4.2 MCAN Environment
        3. 12.4.4.3 MCAN Functional Description
          1. 12.4.4.3.1  Module Clocking Requirements
          2. 12.4.4.3.2  Interrupt and DMA Requests
            1. 12.4.4.3.2.1 Interrupt Requests
            2. 12.4.4.3.2.2 DMA Requests
          3. 12.4.4.3.3  Operating Modes
            1. 12.4.4.3.3.1 Software Initialization
            2. 12.4.4.3.3.2 Normal Operation
            3. 12.4.4.3.3.3 CAN FD Operation
            4. 12.4.4.3.3.4 Transmitter Delay Compensation
              1. 12.4.4.3.3.4.1 Description
              2. 12.4.4.3.3.4.2 Transmitter Delay Compensation Measurement
            5. 12.4.4.3.3.5 Restricted Operation Mode
            6. 12.4.4.3.3.6 Bus Monitoring Mode
            7. 12.4.4.3.3.7 Disabled Automatic Retransmission (DAR) Mode
              1. 12.4.4.3.3.7.1 Frame Transmission in DAR Mode
            8. 12.4.4.3.3.8 Power Down (Sleep Mode)
              1. 12.4.4.3.3.8.1 External Clock Stop Mode
              2. 12.4.4.3.3.8.2 Suspend Mode
              3. 12.4.4.3.3.8.3 Wakeup request
            9. 12.4.4.3.3.9 Test Modes
              1. 12.4.4.3.3.9.1 Internal Loopback Mode
          4. 12.4.4.3.4  Timestamp Generation
            1. 12.4.4.3.4.1 External Timestamp Counter
          5. 12.4.4.3.5  Timeout Counter
          6. 12.4.4.3.6  ECC Support
            1. 12.4.4.3.6.1 ECC Wrapper
            2. 12.4.4.3.6.2 ECC Aggregator
          7. 12.4.4.3.7  Rx Handling
            1. 12.4.4.3.7.1 Acceptance Filtering
              1. 12.4.4.3.7.1.1 Range Filter
              2. 12.4.4.3.7.1.2 Filter for specific IDs
              3. 12.4.4.3.7.1.3 Classic Bit Mask Filter
              4. 12.4.4.3.7.1.4 Standard Message ID Filtering
              5. 12.4.4.3.7.1.5 Extended Message ID Filtering
            2. 12.4.4.3.7.2 Rx FIFOs
              1. 12.4.4.3.7.2.1 Rx FIFO Blocking Mode
              2. 12.4.4.3.7.2.2 Rx FIFO Overwrite Mode
            3. 12.4.4.3.7.3 Dedicated Rx Buffers
              1. 12.4.4.3.7.3.1 Rx Buffer Handling
            4. 12.4.4.3.7.4 Debug on CAN Support
          8. 12.4.4.3.8  Tx Handling
            1. 12.4.4.3.8.1 Transmit Pause
            2. 12.4.4.3.8.2 Dedicated Tx Buffers
            3. 12.4.4.3.8.3 Tx FIFO
            4. 12.4.4.3.8.4 Tx Queue
            5. 12.4.4.3.8.5 Mixed Dedicated Tx Buffers/Tx FIFO
            6. 12.4.4.3.8.6 Mixed Dedicated Tx Buffers/Tx Queue
            7. 12.4.4.3.8.7 Transmit Cancellation
            8. 12.4.4.3.8.8 Tx Event Handling
          9. 12.4.4.3.9  FIFO Acknowledge Handling
          10. 12.4.4.3.10 Message RAM
            1. 12.4.4.3.10.1 Message RAM Configuration
            2. 12.4.4.3.10.2 Rx Buffer and FIFO Element
            3. 12.4.4.3.10.3 Tx Buffer Element
            4. 12.4.4.3.10.4 Tx Event FIFO Element
            5. 12.4.4.3.10.5 Standard Message ID Filter Element
            6. 12.4.4.3.10.6 Extended Message ID Filter Element
    5. 12.5  Audio Interfaces
      1. 12.5.1 Audio Tracking Logic (ATL)
        1. 12.5.1.1 ATL Overview
          1. 12.5.1.1.1 ATL Features Overview
          2. 12.5.1.1.2 ATL Ports
      2. 12.5.2 Multichannel Audio Serial Port (MCASP)
        1. 12.5.2.1 MCASP Overview
          1. 12.5.2.1.1 MCASP Features
          2. 12.5.2.1.2 MCASP Ports
        2. 12.5.2.2 MCASP Environment
        3. 12.5.2.3 MCASP Functional Description
          1. 12.5.2.3.1  MCASP Block Diagram
          2. 12.5.2.3.2  MCASP Clock and Frame-Sync Configurations
            1. 12.5.2.3.2.1 MCASP Transmit Clock
            2. 12.5.2.3.2.2 MCASP Receive Clock
            3. 12.5.2.3.2.3 Frame-Sync Generator
            4. 12.5.2.3.2.4 Synchronous and Asynchronous Transmit and Receive Operations
          3. 12.5.2.3.3  MCASP Frame Sync Feedback for Cross Synchronization
          4. 12.5.2.3.4  MCASP Serializers
          5. 12.5.2.3.5  MCASP Format Units
            1. 12.5.2.3.5.1 Transmit Format Unit
              1. 12.5.2.3.5.1.1 TDM Mode Transmission Data Alignment Settings
              2. 12.5.2.3.5.1.2 DIT Mode Transmission Data Alignment Settings
            2. 12.5.2.3.5.2 Receive Format Unit
              1. 12.5.2.3.5.2.1 TDM Mode Reception Data Alignment Settings
          6. 12.5.2.3.6  MCASP State-Machines
          7. 12.5.2.3.7  MCASP TDM Sequencers
          8. 12.5.2.3.8  MCASP Software Reset
          9. 12.5.2.3.9  MCASP Power Management
          10. 12.5.2.3.10 MCASP Transfer Modes
            1. 12.5.2.3.10.1 Burst Transfer Mode
            2. 12.5.2.3.10.2 Time-Division Multiplexed (TDM) Transfer Mode
              1. 12.5.2.3.10.2.1 TDM Time Slots Generation and Processing
              2. 12.5.2.3.10.2.2 Special 384-Slot TDM Mode for Connection to External DIR
            3. 12.5.2.3.10.3 DIT Transfer Mode
              1. 12.5.2.3.10.3.1 Transmit DIT Encoding
              2. 12.5.2.3.10.3.2 Transmit DIT Clock and Frame-Sync Generation
              3. 12.5.2.3.10.3.3 DIT Channel Status and User Data Register Files
          11. 12.5.2.3.11 MCASP Data Transmission and Reception
            1. 12.5.2.3.11.1 Data Ready Status and Event/Interrupt Generation
              1. 12.5.2.3.11.1.1 Transmit Data Ready
              2. 12.5.2.3.11.1.2 Receive Data Ready
              3. 12.5.2.3.11.1.3 Transfers Through the Data Port (DATA)
              4. 12.5.2.3.11.1.4 Transfers Through the Configuration Bus (CFG)
              5. 12.5.2.3.11.1.5 Using a Device CPU for MCASP Servicing
              6. 12.5.2.3.11.1.6 Using the DMA for MCASP Servicing
          12. 12.5.2.3.12 MCASP Audio FIFO (AFIFO)
            1. 12.5.2.3.12.1 AFIFO Data Transmission
              1. 12.5.2.3.12.1.1 Transmit DMA Event Pacer
            2. 12.5.2.3.12.2 AFIFO Data Reception
              1. 12.5.2.3.12.2.1 Receive DMA Event Pacer
            3. 12.5.2.3.12.3 Arbitration Between Transmit and Receive DMA Requests
          13. 12.5.2.3.13 MCASP Events and Interrupt Requests
            1. 12.5.2.3.13.1 Transmit Data Ready Event and Interrupt
            2. 12.5.2.3.13.2 Receive Data Ready Event and Interrupt
            3. 12.5.2.3.13.3 Error Interrupt
            4. 12.5.2.3.13.4 Multiple Interrupts
          14. 12.5.2.3.14 MCASP DMA Requests
          15. 12.5.2.3.15 MCASP Loopback Modes
            1. 12.5.2.3.15.1 Loopback Mode Configurations
          16. 12.5.2.3.16 MCASP Error Reporting
            1. 12.5.2.3.16.1 Buffer Underrun Error -Transmitter
            2. 12.5.2.3.16.2 Buffer Overrun Error-Receiver
            3. 12.5.2.3.16.3 DATA Port Error - Transmitter
            4. 12.5.2.3.16.4 DATA Port Error - Receiver
            5. 12.5.2.3.16.5 Unexpected Frame Sync Error
            6. 12.5.2.3.16.6 Clock Failure Detection
              1. 12.5.2.3.16.6.1 Clock Failure Check Startup
              2. 12.5.2.3.16.6.2 Transmit Clock Failure Check and Recovery
              3. 12.5.2.3.16.6.3 Receive Clock Failure Check and Recovery
        4. 12.5.2.4 MCASP Programming Guide
          1. 12.5.2.4.1 MCASP Operational Modes Configuration
            1. 12.5.2.4.1.1 MCASP Transmission Modes
              1. 12.5.2.4.1.1.1 Main Sequence – MCASP DIT- /TDM- Polling Transmission Method
              2. 12.5.2.4.1.1.2 Main Sequence – MCASP DIT- /TDM - Interrupt Transmission Method
              3. 12.5.2.4.1.1.3 Main Sequence –MCASP DIT- /TDM - Mode DMA Transmission Method
            2. 12.5.2.4.1.2 MCASP Reception Modes
              1. 12.5.2.4.1.2.1 Main Sequence – MCASP Polling Reception Method
              2. 12.5.2.4.1.2.2 Main Sequence – MCASP TDM - Interrupt Reception Method
              3. 12.5.2.4.1.2.3 Main Sequence – MCASP TDM - Mode DMA Reception Method
            3. 12.5.2.4.1.3 MCASP Event Servicing
              1. 12.5.2.4.1.3.1 MCASP DIT-/TDM- Transmit Interrupt Events Servicing
              2. 12.5.2.4.1.3.2 MCASP TDM- Receive Interrupt Events Servicing
              3. 12.5.2.4.1.3.3 Subsequence – MCASP DIT-/TDM -Modes Transmit Error Handling
              4. 12.5.2.4.1.3.4 Subsequence – MCASP Receive Error Handling
    6. 12.6  Display Subsystem (DSS) and Peripherals
      1. 12.6.1 DSS Overview
        1. 12.6.1.1 DSS Features
        2. 12.6.1.2 DSS Ports
      2. 12.6.2 DSS Environment
        1. 12.6.2.1 DISPC Environment
          1. 12.6.2.1.1 RGB Data Output
          2. 12.6.2.1.2 YUV Data Output (BT.656/BT.1120)
          3. 12.6.2.1.3 Display Timing Diagrams
          4. 12.6.2.1.4 VSYNC/HSYNC/DE Signal Export to SoC Boundary
        2. 12.6.2.2 DSI Environment
        3. 12.6.2.3 EDP Environment
      3. 12.6.3 Display Subsystem Controller (DISPC) with Frame Buffer Decompression Core (FBDC)
        1. 12.6.3.1  DISPC Overview
        2. 12.6.3.2  DISPC Clocks
        3. 12.6.3.3  DISPC Resets
        4. 12.6.3.4  DISPC Power Management
        5. 12.6.3.5  DISPC Interrupt Requests
        6. 12.6.3.6  DISPC DMA Controller
          1. 12.6.3.6.1  DISPC DMA Addressing and Bursts
          2. 12.6.3.6.2  DISPC Read DMA Buffers
          3. 12.6.3.6.3  DISPC Write DMA Buffer
          4. 12.6.3.6.4  DISPC Flip/Mirror Support
          5. 12.6.3.6.5  DISPC DMA Predecimation
          6. 12.6.3.6.6  DISPC DMA Buffer Sharing
          7. 12.6.3.6.7  DISPC DMA MFLAG Mechanism
          8. 12.6.3.6.8  DISPC DMA Priority Requests Control
          9. 12.6.3.6.9  DISPC DMA Arbitration
          10. 12.6.3.6.10 DISPC DMA Ultra-Low Power Mode
          11. 12.6.3.6.11 DISPC Compressed Data Format Support
            1. 12.6.3.6.11.1 FBDC Tile Request
            2. 12.6.3.6.11.2 FBDC Source Cropping
        7. 12.6.3.7  DISPC Pixel Data Formats
        8. 12.6.3.8  DISPC Video Pipeline
          1. 12.6.3.8.1 DISPC VID Replication Logic
          2. 12.6.3.8.2 DISPC VID VC-1 Range Mapping Unit
          3. 12.6.3.8.3 DISPC VID Color Look-Up Table (CLUT)
          4. 12.6.3.8.4 DISPC VID Chrominance Resampling
            1. 12.6.3.8.4.1 Chrominance Resampling for VID Pipeline
            2. 12.6.3.8.4.2 Chrominance Resampling for VIDL Pipeline
          5. 12.6.3.8.5 DISPC VID Scaler Unit
          6. 12.6.3.8.6 DISPC VID Color Space Conversion YUV to RGB
          7. 12.6.3.8.7 DISPC VID Brightness/Contrast/Saturation/Hue Control
          8. 12.6.3.8.8 DISPC VID Luma Key Support
          9. 12.6.3.8.9 DISPC VID Cropping Support
        9. 12.6.3.9  DISPC Write-Back Pipeline
          1. 12.6.3.9.1 DISPC WB Color Space Conversion RGB to YUV
          2. 12.6.3.9.2 DISPC WB Scaler Unit
        10. 12.6.3.10 DISPC Overlay Manager
          1. 12.6.3.10.1 DISPC Overlay Input Selector
          2. 12.6.3.10.2 DISPC Overlay Mechanism
            1. 12.6.3.10.2.1 Overlay Alpha Blender
            2. 12.6.3.10.2.2 Overlay Transparency Color Keys
          3. 12.6.3.10.3 Overlay 3D Support
          4. 12.6.3.10.4 Overlay Color Bar Insertion
        11. 12.6.3.11 DISPC Video Port Output
          1. 12.6.3.11.1 DISPC VP Gamma Correction Unit
          2. 12.6.3.11.2 DISPC VP Color Phase Rotation Unit
          3. 12.6.3.11.3 DISPC VP Color Space Conversion - RGB to YUV
          4. 12.6.3.11.4 DISPC VP BT.656 and BT.1120 Modes
            1. 12.6.3.11.4.1 DISPC BT Mode Blanking
            2. 12.6.3.11.4.2 DISPC BT Mode EAV and SAV
          5. 12.6.3.11.5 DISPC VP Spatial/Temporal Dithering
          6. 12.6.3.11.6 DISPC VP Multiple Cycle Output Format (TDM)
          7. 12.6.3.11.7 DISPC VP Stall Mode
          8. 12.6.3.11.8 DISPC VP Timing Generator and Display Panel Settings
          9. 12.6.3.11.9 DISPC VP Merge-Split-Sync (MSS) Module
            1. 12.6.3.11.9.1 MSS Clocking Scheme
            2. 12.6.3.11.9.2 MSS Merge with Scaling
        12. 12.6.3.12 DISPC Internal Diagnostic Features
          1. 12.6.3.12.1 Internal Diagnostic Check Regions
          2. 12.6.3.12.2 Internal Diagnostic Signature Generator Using MISR
          3. 12.6.3.12.3 Internal Diagnostic Checks
          4. 12.6.3.12.4 Internal Diagnostic Check Limitations
        13. 12.6.3.13 DISPC Security Management
          1. 12.6.3.13.1 Security Implementation
          2. 12.6.3.13.2 Secure Mode Configuration
        14. 12.6.3.14 DISPC Resources Sharing
          1. 12.6.3.14.1 Register Region per Sub-component
          2. 12.6.3.14.2 Interrupt Duplication
          3. 12.6.3.14.3 Independent Context Update for Pipelines
          4. 12.6.3.14.4 CHANNELID Support
        15. 12.6.3.15 DISPC Shadow Mechanism for Registers
      4. 12.6.4 MIPI Display Serial Interface (DSI) Controller
        1. 12.6.4.1 DSI Block Diagram
        2. 12.6.4.2 DSI Clocking
        3. 12.6.4.3 DSI Reset
        4. 12.6.4.4 DSI Power Management
        5. 12.6.4.5 DSI Interrupts
        6. 12.6.4.6 DSI Internal Interfaces
          1. 12.6.4.6.1 Video Input Interfaces
            1. 12.6.4.6.1.1 Pixel Mapping
          2. 12.6.4.6.2 DPI (Pixel Stream Interface)
            1. 12.6.4.6.2.1 Signals
          3. 12.6.4.6.3 SDI (Serial Data Interface)
            1. 12.6.4.6.3.1 Secure Display Support
        7. 12.6.4.7 DSI Programming Guide
          1. 12.6.4.7.1  Application Guidelines
            1. 12.6.4.7.1.1 Overview of a Display Subsystem
            2. 12.6.4.7.1.2 D-PHY And DSI Configuration
            3. 12.6.4.7.1.3 DSI Controller Initialization
            4. 12.6.4.7.1.4 Panel Configuration Using Command Mode
            5. 12.6.4.7.1.5 VIDEO Interface Configuration
          2. 12.6.4.7.2  Application Considerations
            1. 12.6.4.7.2.1 D-PHY Timings Control
            2. 12.6.4.7.2.2 Control Block
            3. 12.6.4.7.2.3 Video Coherency
          3. 12.6.4.7.3  Start-up Procedure
          4. 12.6.4.7.4  Interrupt Management
            1. 12.6.4.7.4.1 Error and Status Registers
            2. 12.6.4.7.4.2 Interrupt Management for Direct Command Registers
          5. 12.6.4.7.5  Direct Command Usage
            1. 12.6.4.7.5.1 Trigger Mapping Information
            2. 12.6.4.7.5.2 Command Mode Settings
            3. 12.6.4.7.5.3 Bus Turnaround Sequence
            4. 12.6.4.7.5.4 Tearing Effect Control
            5. 12.6.4.7.5.5 Tearing Effect Control on Panels with Frame Buffer
            6. 12.6.4.7.5.6 Return Path Operation
            7. 12.6.4.7.5.7 EoT Packet Management
            8. 12.6.4.7.5.8 ECC Correction
            9. 12.6.4.7.5.9 LP Transmission and BTA
          6. 12.6.4.7.6  Low-power Management
          7. 12.6.4.7.7  Video Mode Settings
            1. 12.6.4.7.7.1 Video Stream Presentation
            2. 12.6.4.7.7.2 Video Stream Settings (VSG)
            3. 12.6.4.7.7.3 VCA Configuration
            4. 12.6.4.7.7.4 TVG Configuration
          8. 12.6.4.7.8  DPI To DSI Programming
            1. 12.6.4.7.8.1 DSI and DPHY Operation
            2. 12.6.4.7.8.2 Pixel Clock to TX_BYTE_CLK Variation
            3. 12.6.4.7.8.3 LP Operation
            4. 12.6.4.7.8.4 DPI Interface Burst Operation
          9. 12.6.4.7.9  Programming the DSITX Controller to Match the Incoming DPI Stream
            1. 12.6.4.7.9.1 Vertical Timing
            2. 12.6.4.7.9.2 Horizontal Timing for Non-Burst Mode with Sync Pulses
            3. 12.6.4.7.9.3 Event Mode Horizontal Timing
            4. 12.6.4.7.9.4 Burst Event Mode Horizontal Timing
            5. 12.6.4.7.9.5 Burst Mode Operation
            6. 12.6.4.7.9.6 Example Configurations
            7. 12.6.4.7.9.7 Stereoscopic Video Support
          10. 12.6.4.7.10 DSITX Video Stream Variable Refresh
      5. 12.6.5 Embedded DisplayPort (еDP) Transmitter
        1. 12.6.5.1 EDP Block Diagram
        2. 12.6.5.2 EDP Wrapper Functions
          1. 12.6.5.2.1 Video Stream Clock/Data Muxing
          2. 12.6.5.2.2 Secure Video Content Protection
          3. 12.6.5.2.3 DPI_DATA Input Pixel Format Supported
          4. 12.6.5.2.4 Audio Input Interface
            1. 12.6.5.2.4.1 Audio I2S Signals/Timing
            2. 12.6.5.2.4.2 Audio I2S Clock Frequency
        3. 12.6.5.3 EDP Transmitter Controller Subsystem (MHDPTX_TOP)
          1. 12.6.5.3.1 Display Stream Compression Encoder (DSC)
            1. 12.6.5.3.1.1 DSC Encoder Features
            2. 12.6.5.3.1.2 Usage Models for EDP
          2. 12.6.5.3.2 Display Port Transmitter Controller (MHDPTX Controller)
            1. 12.6.5.3.2.1 EDP Transmitter Controller Mode Configurations
        4. 12.6.5.4 EDP AUX_PHY Interface
        5. 12.6.5.5 EDP Clocks
          1. 12.6.5.5.1 Clock Diagram
            1. 12.6.5.5.1.1 DPI Interface Clock Sourcing
            2. 12.6.5.5.1.2 Memory Clock Gating
            3. 12.6.5.5.1.3 PHY Clock Connections
          2. 12.6.5.5.2 Clock Groups
        6. 12.6.5.6 EDP Resets
        7. 12.6.5.7 EDP Interrupt Requests
          1. 12.6.5.7.1 EDP_INTR Interrupt Description
          2. 12.6.5.7.2 EDP_INTR_ASF Interrupt Description
        8. 12.6.5.8 EDP Embedded Memories
          1. 12.6.5.8.1 MHDPTX Controller Memories
          2. 12.6.5.8.2 DSC Memories
          3. 12.6.5.8.3 ECC Aggregation
        9. 12.6.5.9 EDP Programmer's Guide
          1. 12.6.5.9.1 EDP Controller Programming
            1. 12.6.5.9.1.1  MHDPTX Register/Memory Regions
            2. 12.6.5.9.1.2  Boot Sequence
            3. 12.6.5.9.1.3  Setting Core Clock Frequency
            4. 12.6.5.9.1.4  Loading Firmware
            5. 12.6.5.9.1.5  FW Running indication
            6. 12.6.5.9.1.6  Software Events Handling
            7. 12.6.5.9.1.7  DisplayPort Source (TX) Sequence
            8. 12.6.5.9.1.8  HDCP
              1. 12.6.5.9.1.8.1 Embedded HDCP Crypto
              2. 12.6.5.9.1.8.2 Additional Security Features
                1. 12.6.5.9.1.8.2.1 KM-Key Encryption
                2. 12.6.5.9.1.8.2.2 Cyphertext Stealing
            9. 12.6.5.9.1.9  HD Display TX Controller
              1. 12.6.5.9.1.9.1 Info-Frame Handling
                1. 12.6.5.9.1.9.1.1 EDID Handling
                2. 12.6.5.9.1.9.1.2 Audio Control
                3. 12.6.5.9.1.9.1.3 Video Control
            10. 12.6.5.9.1.10 DPTX TX Controller
              1. 12.6.5.9.1.10.1 Protocol over Auxiliary
              2. 12.6.5.9.1.10.2 PHY (Physical layer) Handling
          2. 12.6.5.9.2 EDP PHY Wrapper Initialization
          3. 12.6.5.9.3 EDP PHY Programming
    7. 12.7  Camera Subsystem
      1. 12.7.1 Camera Streaming Interface Receiver (CSI_RX_IF)
        1. 12.7.1.1 CSI_RX_IF Overview
          1. 12.7.1.1.1 CSI_RX_IF Features
          2. 12.7.1.1.2 CSI_RX_IF Ports
        2. 12.7.1.2 CSI_RX_IF Environment
        3. 12.7.1.3 CSI_RX_IF Functional Description
          1. 12.7.1.3.1 CSI_RX_IF Block Diagram
          2. 12.7.1.3.2 CSI_RX_IF Hardware and Software Reset
          3. 12.7.1.3.3 CSI_RX_IF Clock Configuration
          4. 12.7.1.3.4 CSI_RX_IF Interrupt Events
          5. 12.7.1.3.5 CSI_RX_IF Data Memory Organization Details
          6. 12.7.1.3.6 CSI_RX_IF PSI_L (DMA) Interface
            1. 12.7.1.3.6.1 PSI_L DMA framing
            2. 12.7.1.3.6.2 PSI_L DMA error handling due to FIFO overflow
          7. 12.7.1.3.7 CSI_RX_IF ECC Protection Support
          8. 12.7.1.3.8 CSI_RX_IF Programming Guide
            1. 12.7.1.3.8.1  Overview
            2. 12.7.1.3.8.2  Controller Configuration
            3. 12.7.1.3.8.3  Power on Configuration
            4. 12.7.1.3.8.4  Stream Start and Stop
            5. 12.7.1.3.8.5  Error Control With Soft Resets
            6. 12.7.1.3.8.6  Stream Error Detected – No Error Bypass Mode
            7. 12.7.1.3.8.7  Stream Error Detected – Error Bypass Mode
            8. 12.7.1.3.8.8  Stream Error Detected – Soft Reset Recovery
            9. 12.7.1.3.8.9  Stream Monitor Configuration
            10. 12.7.1.3.8.10 Stream Monitor Frame Capture Control
            11. 12.7.1.3.8.11 Stream Monitor Timer interrupt
            12. 12.7.1.3.8.12 Stream Monitor Line/Byte Counters Interrupt
            13. 12.7.1.3.8.13 Example Controller Programming Sequence (Single Stream Operation)
            14. 12.7.1.3.8.14 CSI_RX_IF Programming Restrictions
            15. 12.7.1.3.8.15 CSI_RX_IF Real-time operating requirements
      2. 12.7.2 MIPI D-PHY Receiver (DPHY_RX)
        1. 12.7.2.1 DPHY_RX Overview
          1. 12.7.2.1.1 DPHY_RX Features
          2. 12.7.2.1.2 DPHY_RX Ports
        2. 12.7.2.2 DPHY_RX Environment
        3. 12.7.2.3 DPHY_RX Functional Description
          1. 12.7.2.3.1 DPHY_RX Programming Guide
            1. 12.7.2.3.1.1 Overview
            2. 12.7.2.3.1.2 Initial Configuration Programming
              1. 12.7.2.3.1.2.1 Start-up Sequence Timing Diagram
            3. 12.7.2.3.1.3 Common Configuration
            4. 12.7.2.3.1.4 Lane Configuration
            5. 12.7.2.3.1.5 Procedure: Clock Lane Low Power Analog Receiver Functions Test
              1. 12.7.2.3.1.5.1 Description of Procedure
              2. 12.7.2.3.1.5.2 Details of the Procedure
            6. 12.7.2.3.1.6 Procedure: Data Lane Low Power Analog Receiver Functions Test
              1. 12.7.2.3.1.6.1 Description of Procedure
              2. 12.7.2.3.1.6.2 Details of the Procedure
            7. 12.7.2.3.1.7 Procedure: Clock and Data Lane High Speed Receiver BIST Functions Test
              1. 12.7.2.3.1.7.1 Description of Procedure
              2. 12.7.2.3.1.7.2 Details of the Procedure
      3. 12.7.3 Camera Streaming Interface Transmitter (CSI_TX_IF)
        1. 12.7.3.1 CSI_TX_IF Overview
          1. 12.7.3.1.1 CSI_TX_IF Ports
        2. 12.7.3.2 CSI_TX_IF Features
          1. 12.7.3.2.1 CSI_TX_IF Legacy Compatibility
        3. 12.7.3.3 CSI_TX_IF Environment
        4. 12.7.3.4 CSI_TX_IF Functional Description
          1. 12.7.3.4.1 CSI_TX_IF Block Diagram
          2. 12.7.3.4.2 CSI_TX_IF Hardware and Software Reset
          3. 12.7.3.4.3 CSI_TX_IF Clock Configuration
          4. 12.7.3.4.4 CSI_TX_IF Interrupt Events
          5. 12.7.3.4.5 CSI_TX_IF Data Memory Organization Details
          6. 12.7.3.4.6 CSI_TX_IF PSI_L (DMA) Interface
          7. 12.7.3.4.7 CSI_TX_IF ECC Protection Support
        5. 12.7.3.5 CSI_TX_IF Programming Guide
          1. 12.7.3.5.1  CSI_TX_IF Programming (Configuration Mode)
          2. 12.7.3.5.2  CSI_TX_IF System Initialization Programming
          3. 12.7.3.5.3  CSI_TX_IF Lane Control Programming
          4. 12.7.3.5.4  CSI_TX_IF Virtual Channel and Data Type Management
            1. 12.7.3.5.4.1 CSI_TX_IF Data Type Interleaving
            2. 12.7.3.5.4.2 CSI_TX_IF Data Type Interleaving with Multiple Interfaces
            3. 12.7.3.5.4.3 CSI_TX_IF Virtual Channel Interleaving
            4. 12.7.3.5.4.4 CSI_TX_IF Virtual Channel and Data Type Interleaving
          5. 12.7.3.5.5  CSI_TX_IF Line Control
            1. 12.7.3.5.5.1 CSI_TX_IF Line Control Arbitration
          6. 12.7.3.5.6  CSI_TX_IF Lane Manager FSM
          7. 12.7.3.5.7  CSI_TX_IF Data Lane Control FSM
          8. 12.7.3.5.8  CSI_TX_IF Application Examples
            1. 12.7.3.5.8.1 CSI_TX_IF D-PHY Control and Configuration
            2. 12.7.3.5.8.2 CSI_TX_IF Clock and Data Lane Enable
            3. 12.7.3.5.8.3 CSI_TX_IF DP/DN Signal Swap
          9. 12.7.3.5.9  CSI_TX_IF DPHY_TX Status
          10. 12.7.3.5.10 CSI_TX_IF ULPS Operation
          11. 12.7.3.5.11 CSI_TX_IF System Frame Rate Measurement
          12. 12.7.3.5.12 CSI_TX_IF Configuration for PSI_L
          13. 12.7.3.5.13 CSI_TX_IF Configuration for Color Bar
          14. 12.7.3.5.14 CSI_TX_IF Error Recovery
          15. 12.7.3.5.15 CSI_TX_IF Power up/down Sequence
    8. 12.8  Shared MIPI D-PHY Transmitter (DPHY_TX)
      1. 12.8.1 DPHY_TX Subsystem Overview
        1. 12.8.1.1 DPHY_TX Features
        2. 12.8.1.2 DPHY_TX Ports
      2. 12.8.2 DPHY_TX Environment
    9. 12.9  Timer Modules
      1. 12.9.1 Global Timebase Counter (GTC)
        1. 12.9.1.1 GTC Overview
          1. 12.9.1.1.1 GTC Features
          2. 12.9.1.1.2 GTC Ports
        2. 12.9.1.2 GTC Functional Description
          1. 12.9.1.2.1 GTC Block Diagram
          2. 12.9.1.2.2 GTC Counter
          3. 12.9.1.2.3 GTC Gray Encoder
          4. 12.9.1.2.4 GTC Push Event Generation
          5. 12.9.1.2.5 GTC Register Partitioning
      2. 12.9.2 Windowed Watchdog Timer (WWDT)
        1. 12.9.2.1 RTI Overview
          1. 12.9.2.1.1 RTI Features
          2. 12.9.2.1.2 RTI Not Supported Features
          3. 12.9.2.1.3 RTI Ports
        2. 12.9.2.2 RTI Functional Description
          1. 12.9.2.2.1 RTI Counter Operation
          2. 12.9.2.2.2 RTI Digital Watchdog
          3. 12.9.2.2.3 RTI Digital Windowed Watchdog
          4. 12.9.2.2.4 RTI Low Power Mode Operation
          5. 12.9.2.2.5 RTI Debug Mode Behavior
      3. 12.9.3 Timers
        1. 12.9.3.1 Timers Overview
          1. 12.9.3.1.1 Timers Features
          2. 12.9.3.1.2 Timers Ports
        2. 12.9.3.2 Timers Environment
        3. 12.9.3.3 Timers Functional Description
          1. 12.9.3.3.1  Timer Block Diagram
          2. 12.9.3.3.2  Timer Power Management
            1. 12.9.3.3.2.1 Wake-Up Capability
          3. 12.9.3.3.3  Timer Software Reset
          4. 12.9.3.3.4  Timer Interrupts
          5. 12.9.3.3.5  Timer Mode Functionality
            1. 12.9.3.3.5.1 1-ms Tick Generation
          6. 12.9.3.3.6  Timer Capture Mode Functionality
          7. 12.9.3.3.7  Timer Compare Mode Functionality
          8. 12.9.3.3.8  Timer Prescaler Functionality
          9. 12.9.3.3.9  Timer Pulse-Width Modulation
          10. 12.9.3.3.10 Timer Counting Rate
          11. 12.9.3.3.11 Timer Under Emulation
          12. 12.9.3.3.12 Accessing Timer Registers
            1. 12.9.3.3.12.1 Writing to Timer Registers
              1. 12.9.3.3.12.1.1 Write Posting Synchronization Mode
              2. 12.9.3.3.12.1.2 Write Nonposting Synchronization Mode
            2. 12.9.3.3.12.2 Reading From Timer Counter Registers
              1. 12.9.3.3.12.2.1 Read Posted
              2. 12.9.3.3.12.2.2 Read Non-Posted
          13. 12.9.3.3.13 Timer Posted Mode Selection
        4. 12.9.3.4 Timers Low-Level Programming Models
          1. 12.9.3.4.1 Timer Operational Mode Configuration
            1. 12.9.3.4.1.1 Timer Mode
              1. 12.9.3.4.1.1.1 Main Sequence – Timer Mode Configuration
            2. 12.9.3.4.1.2 Timer Compare Mode
              1. 12.9.3.4.1.2.1 Main Sequence – Timer Compare Mode Configuration
            3. 12.9.3.4.1.3 Timer Capture Mode
              1. 12.9.3.4.1.3.1 Main Sequence – Timer Capture Mode Configuration
              2. 12.9.3.4.1.3.2 Subsequence – Initialize Capture Mode
              3. 12.9.3.4.1.3.3 Subsequence – Detect Event
            4. 12.9.3.4.1.4 Timer PWM Mode
              1. 12.9.3.4.1.4.1 Main Sequence – Timer PWM Mode Configuration
    10. 12.10 Internal Diagnostics Modules
      1. 12.10.1 Dual Clock Comparator (DCC)
        1. 12.10.1.1 DCC Overview
          1. 12.10.1.1.1 DCC Features
          2. 12.10.1.1.2 DCC Ports
        2. 12.10.1.2 DCC Functional Description
          1. 12.10.1.2.1 DCC Counter Operation
          2. 12.10.1.2.2 DCC Low Power Mode Operation
          3. 12.10.1.2.3 DCC Suspend Mode Behavior
          4. 12.10.1.2.4 DCC Single-Shot Mode
          5. 12.10.1.2.5 DCC Continuous mode
            1. 12.10.1.2.5.1 DCC Continue on Error
            2. 12.10.1.2.5.2 DCC Error Count
          6. 12.10.1.2.6 DCC Control and count hand-off across clock domains
          7. 12.10.1.2.7 DCC Error Trajectory record
            1. 12.10.1.2.7.1 DCC FIFO capturing for Errors
            2. 12.10.1.2.7.2 DCC FIFO in continuous capture mode
            3. 12.10.1.2.7.3 DCC FIFO Details
            4. 12.10.1.2.7.4 DCC FIFO Debug mode behavior
          8. 12.10.1.2.8 DCC Count read registers
      2. 12.10.2 Error Signaling Module (ESM)
        1. 12.10.2.1 ESM Overview
          1. 12.10.2.1.1 ESM Features
          2. 12.10.2.1.2 ESM Ports
        2. 12.10.2.2 ESM Environment
        3. 12.10.2.3 ESM Functional Description
          1. 12.10.2.3.1 ESM Interrupt Requests
            1. 12.10.2.3.1.1 ESM Configuration Error Interrupt
            2. 12.10.2.3.1.2 ESM Low Priority Error Interrupt
              1. 12.10.2.3.1.2.1 ESM Low Priority Error Level Event
              2. 12.10.2.3.1.2.2 ESM Low Priority Error Pulse Event
            3. 12.10.2.3.1.3 ESM High Priority Error Interrupt
              1. 12.10.2.3.1.3.1 ESM High Priority Error Level Event
              2. 12.10.2.3.1.3.2 ESM High Priority Error Pulse Event
          2. 12.10.2.3.2 ESM Error Event Inputs
          3. 12.10.2.3.3 ESM Error Pin Output
          4. 12.10.2.3.4 PWM Mode
          5. 12.10.2.3.5 ESM Minimum Time Interval
          6. 12.10.2.3.6 ESM Protection for Registers
          7. 12.10.2.3.7 ESM Clock Stop
      3. 12.10.3 Memory Cyclic Redundancy Check (MCRC) Controller
        1. 12.10.3.1 MCRC Overview
          1. 12.10.3.1.1 MCRC Features
          2. 12.10.3.1.2 MCRC Ports
        2. 12.10.3.2 MCRC Functional Description
          1. 12.10.3.2.1  MCRC Block Diagram
          2. 12.10.3.2.2  MCRC General Operation
          3. 12.10.3.2.3  MCRC Modes of Operation
            1. 12.10.3.2.3.1 AUTO Mode
            2. 12.10.3.2.3.2 Semi-CPU Mode
            3. 12.10.3.2.3.3 Full-CPU Mode
          4. 12.10.3.2.4  PSA Signature Register
          5. 12.10.3.2.5  PSA Sector Signature Register
          6. 12.10.3.2.6  CRC Value Register
          7. 12.10.3.2.7  Raw Data Register
          8. 12.10.3.2.8  Example DMA Controller Setup
            1. 12.10.3.2.8.1 AUTO Mode Using Hardware Timer Trigger
            2. 12.10.3.2.8.2 AUTO Mode Using Software Trigger
            3. 12.10.3.2.8.3 Semi-CPU Mode Using Hardware Timer Trigger
          9. 12.10.3.2.9  Pattern Count Register
          10. 12.10.3.2.10 Sector Count Register/Current Sector Register
          11. 12.10.3.2.11 Interrupts
            1. 12.10.3.2.11.1 Compression Complete Interrupt
            2. 12.10.3.2.11.2 CRC Fail Interrupt
            3. 12.10.3.2.11.3 Overrun Interrupt
            4. 12.10.3.2.11.4 Underrun Interrupt
            5. 12.10.3.2.11.5 Timeout Interrupt
            6. 12.10.3.2.11.6 Interrupt Offset Register
            7. 12.10.3.2.11.7 Error Handling
          12. 12.10.3.2.12 Power Down Mode
          13. 12.10.3.2.13 Emulation
        3. 12.10.3.3 MCRC Programming Examples
          1. 12.10.3.3.1 Example: Auto Mode Using Time Based Event Triggering
            1. 12.10.3.3.1.1 DMA Setup
            2. 12.10.3.3.1.2 Timer Setup
            3. 12.10.3.3.1.3 CRC Setup
          2. 12.10.3.3.2 Example: Auto Mode Without Using Time Based Triggering
            1. 12.10.3.3.2.1 DMA Setup
            2. 12.10.3.3.2.2 CRC Setup
          3. 12.10.3.3.3 Example: Semi-CPU Mode
            1. 12.10.3.3.3.1 DMA Setup
            2. 12.10.3.3.3.2 Timer Setup
            3. 12.10.3.3.3.3 CRC Setup
          4. 12.10.3.3.4 Example: Full-CPU Mode
            1. 12.10.3.3.4.1 CRC Setup
      4. 12.10.4 ECC Aggregator
        1. 12.10.4.1 ECC Aggregator Overview
          1. 12.10.4.1.1 ECC Aggregator Features
          2. 12.10.4.1.2 ECC Aggregator Ports
        2. 12.10.4.2 ECC Aggregator Functional Description
          1. 12.10.4.2.1 ECC Aggregator Block Diagram
          2. 12.10.4.2.2 ECC Aggregator Register Groups
          3. 12.10.4.2.3 Read Access to the ECC Control and Status Registers
          4. 12.10.4.2.4 Serial Write Operation
          5. 12.10.4.2.5 Interrupts
          6. 12.10.4.2.6 Inject Only Mode
          7. 12.10.4.2.7 ECC Error Injection Sequence
            1. 12.10.4.2.7.1 Types of Error Injection
              1. 12.10.4.2.7.1.1 ECC Wrapper Type Endpoints
              2. 12.10.4.2.7.1.2 EDC Interconnect Type Endpoints
              3. 12.10.4.2.7.1.3 Inject Only ECC Endpoints
              4. 12.10.4.2.7.1.4 Full Functionality Error Capture ECC Endpoints
            2. 12.10.4.2.7.2 Types of ECC Checkers
              1. 12.10.4.2.7.2.1 Parity Type Checkers
              2. 12.10.4.2.7.2.2 Redundant Type Checkers
              3. 12.10.4.2.7.2.3 Error Detect and Correct (EDC) Type Checkers
            3. 12.10.4.2.7.3 Recommendations for Testing Error Injection
            4. 12.10.4.2.7.4 Error Injection Programming Sequence
              1. 12.10.4.2.7.4.1 ESM Initialization
              2. 12.10.4.2.7.4.2 ECC Initialization
              3. 12.10.4.2.7.4.3 Error Injection
              4. 12.10.4.2.7.4.4 Error Handling
        3. 12.10.4.3 ECC Aggregator Registers
  15. 13On-Chip Debug
  16. 14Revision History

5.4.3 Clock Mapping

Table 5-33 summarizes the full connectivity of input clocks, module clocks, and PLLs.

Table 5-33 Clock Mapping
Module Clock Port Clock Divider Control Register Mux Value Default Mux Value Typical Frequency
WKUP_DDPA_0 ddpa_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
WKUP_ESM_0 clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
WKUP_GPIO_0 mmr_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 WKUP_GPIO_CLKSEL 0 167
WKUP_GPIO_0 mmr_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 WKUP_GPIO_CLKSEL 1
WKUP_GPIO_0 mmr_clk CLK_32K 1 WKUP_GPIO_CLKSEL 2
WKUP_GPIO_0 mmr_clk CLK_12M_RC 1 WKUP_GPIO_CLKSEL 3
WKUP_GPIO_1 mmr_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
WKUP_GPIO_1 mmr_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 WKUP_GPIO_CLKSEL 0
WKUP_GPIO_1 mmr_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 WKUP_GPIO_CLKSEL 1
WKUP_GPIO_1 mmr_clk CLK_32K 1 WKUP_GPIO_CLKSEL 2
WKUP_I2C_0 clk CLK_12M_RC 1 WKUP_GPIO_CLKSEL 3 167
WKUP_I2C_0 piscl WKUP_I2C0_SCL 1
WKUP_I2C_0 pisys_clk MCU_PLL1.HSDIV3 1 WKUP_PER_CKSEL 0 0 96
WKUP_I2C_0 pisys_clk HFOSC0 1 WKUP_PER_CKSEL 1 0 [19.2, 20, 24, 25, 26, 27]
WKUP_SMS_0 dap_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
WKUP_SMS_0 ext_clk MCU_EXT_REFCLK0 1 100
WKUP_SMS_0 func_32k_rc_clk CLK_32K 1 0.032000
WKUP_SMS_0 func_32k_rt_clk LFXOSC 1 0.032768
WKUP_SMS_0 func_mosc_clk HFOSC0 1 [19.2, 20, 24, 25, 26, 27]
WKUP_SMS_0 rti_timer1_clk WKUP_TIEOFF LOW 1
WKUP_SMS_0 rti_timer2_clk WKUP_TIEOFF LOW 1
WKUP_SMS_0 rti_timer3_clk WKUP_TIEOFF LOW 1
WKUP_SMS_0 sec_efc_fclk IJ7_EFUSE_CTRL_WRAP_MCU_0.EFC_FCLK 1
WKUP_SMS_0 vbus_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
WKUP_UART_0 fclk_clk MCU_PLL1.HSDIV3 1 WKUP_USART_CLKSEL 0 0 96
WKUP_UART_0 fclk_clk MAIN_PLL1.HSDIV5 1 WKUP_USART_CLKSEL 1 0
WKUP_UART_0 fclk_clk MCU_PLL1.HSDIV3 1 WKUP_PER_CKSEL 0 0 96
WKUP_UART_0 fclk_clk MAIN_PLL1.HSDIV5 1 WKUP_PER_CKSEL 0 0
WKUP_UART_0 fclk_clk HFOSC0 1 WKUP_PER_CKSEL 1 0 [19.2, 20, 24, 25, 26, 27]
WKUP_UART_0 sclki_clk MCU_TIEOFF LOW 1
WKUP_UART_0 vbusp_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
WKUP_VTM_0 fix_ref_clk HFOSC0 1 [19.2, 20, 24, 25, 26, 27]
WKUP_VTM_0 fix_ref2_clk CLK_12M_RC 1 13
WKUP_VTM_0 vbusp_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
WKUP_CTRL_MMR_0 vbusp_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
WKUP_ECC_Aggr_0 clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
WKUP_INTROUTER_GPIOMUX intr_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
WKUP_PSC_0 clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
WKUP_PSC_0 slow_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 24 42
MCU_1MByte_SRAM cclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_1MByte_SRAM vclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_512B_ScratchpadRAM clk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_ADC_0 adc_clk HFOSC0 1 MCU_ADC0_CLKSEL 0 0 [19.2, 20, 24, 25, 26, 27]
MCU_ADC_0 adc_clk MCU_PLL1.HSDIV1 1 MCU_ADC0_CLKSEL 1 0 60
MCU_ADC_0 adc_clk MCU_PLL0.HSDIV1 1 MCU_ADC0_CLKSEL 2 0 60
MCU_ADC_0 adc_clk MCU_EXT_REFCLK0 1 MCU_ADC0_CLKSEL 3 0 100
MCU_ADC_0 sys_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 2 500
MCU_ADC_0 vbus_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_ADC_1 adc_clk HFOSC0 1 MCU_ADC1_CLKSEL 0 0 [19.2, 20, 24, 25, 26, 27]
MCU_ADC_1 adc_clk MCU_PLL1.HSDIV1 1 MCU_ADC1_CLKSEL 1 0 60
MCU_ADC_1 adc_clk MCU_PLL0.HSDIV1 1 MCU_ADC1_CLKSEL 2 0 60
MCU_ADC_1 adc_clk MCU_EXT_REFCLK0 1 MCU_ADC1_CLKSEL 3 0 100
MCU_ADC_1 sys_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 2 500
MCU_ADC_1 vbus_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_CPSW_0 cppi_clk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_CPSW_0 cpts_rft_clk MAIN_PLL3.HSDIV1 1 MCU_ENET_CLKSEL 0 0 250
MCU_CPSW_0 cpts_rft_clk MAIN_PLL0.HSDIV6 1 MCU_ENET_CLKSEL 1 0 250
MCU_CPSW_0 cpts_rft_clk MCU_CPTS0_RFT_CLK 1 MCU_ENET_CLKSEL 2 0
MCU_CPSW_0 cpts_rft_clk CPTS0_RFT_CLK 1 MCU_ENET_CLKSEL 3 0
MCU_CPSW_0 cpts_rft_clk MCU_EXT_REFCLK0 1 MCU_ENET_CLKSEL 4 0 100
MCU_CPSW_0 cpts_rft_clk EXT_REFCLK1 1 MCU_ENET_CLKSEL 5 0
MCU_CPSW_0 cpts_rft_clk MAIN_SERDES_0.IP2_LN0_TXMCLK 1 MCU_ENET_CLKSEL 6 0
MCU_CPSW_0 cpts_rft_clk MAIN_SERDES_0.IP2_LN1_TXMCLK 1 MCU_ENET_CLKSEL 7 0
MCU_CPSW_0 cpts_rft_clk MAIN_SERDES_0.IP2_LN2_TXMCLK 1 MCU_ENET_CLKSEL 8 0
MCU_CPSW_0 cpts_rft_clk MAIN_SERDES_0.IP2_LN3_TXMCLK 1 MCU_ENET_CLKSEL 9 0
MCU_CPSW_0 cpts_rft_clk MCU_PLL2.HSDIV1 1 MCU_ENET_CLKSEL 14 0 500
MCU_CPSW_0 cpts_rft_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 2 MCU_ENET_CLKSEL 15 0 500
MCU_CPSW_0 gmii_rft_clk MCU_PLL2.HSDIV0 2 125
MCU_CPSW_0 gmii1_mr_clk MCU_PLL2.HSDIV0 10 25
MCU_CPSW_0 gmii1_mt_clk MCU_PLL2.HSDIV0 10 25
MCU_CPSW_0 rgmii_mhz_250_clk MCU_PLL2.HSDIV0 1 250
MCU_CPSW_0 rgmii_mhz_5_clk MCU_PLL2.HSDIV0 50 5
MCU_CPSW_0 rgmii_mhz_50_clk MCU_PLL2.HSDIV0 5 50
MCU_CPSW_0 rgmii1_rxc_i MCU_RGMII1_RXC 1
MCU_CPSW_0 rgmii1_txc_i MCU_TIEOFF LOW 1
MCU_CPSW_0 rmii_mhz_50_clk MCU_RMII1_REF_CLK 1
MCU_CPSW_0 sgmii1_rxb_clk MCU_TIEOFF LOW 1
MCU_CPSW_0 sgmii1_txb_clk MCU_TIEOFF LOW 1
MCU_CPSW_0 rgmii_txc_o MCU_RGMII_TXC 1
MCU_CPSW_0 mdio_mdclk_o MCU_MDIO_CLK 1
MCU_CPSW_0 cpts_genf0 CPTS_GENF0 1
MCU_CPSW_0 cpts_genf1 CPTS_GENF1 1
MCU_DCC_0 dcc_input10_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 DCC_CLKSRC1 0 0 333
MCU_DCC_0 dcc_clksrc0_clk MCU_PLL1.HSDIV0 2 DCC_CLKSRC1 1 0 200
MCU_DCC_0 dcc_clksrc1_clk MCU_PLL1.HSDIV1 1 DCC_CLKSRC1 2 0 60
MCU_DCC_0 dcc_clksrc2_clk MCU_PLL1.HSDIV2 1 DCC_CLKSRC1 3 0 80
MCU_DCC_0 dcc_clksrc3_clk MCU_PLL1.HSDIV3 1 DCC_CLKSRC1 4 0 96
MCU_DCC_0 dcc_clksrc4_clk MCU_PLL1.HSDIV4 1 DCC_CLKSRC1 5 0 400
MCU_DCC_0 dcc_clksrc5_clk CLK_32K 1 DCC_CLKSRC1 6 0 0.032000
MCU_DCC_0 dcc_clksrc6_clk LFXOSC 1 DCC_CLKSRC1 7 0 0.032768
MCU_DCC_0 dcc_clksrc7_clk MCU_EXT_REFCLK0 1 DCC_CLKSRC1 8 0 100
MCU_DCC_0 dcc_input00_clk HFOSC0 1 DCC_CLKSRC0 0 0 [19.2, 20, 24, 25, 26, 27]
MCU_DCC_0 dcc_input01_clk CLK_32K 1 DCC_CLKSRC0 1 0 0
MCU_DCC_0 dcc_input02_clk CLK_12M_RC 1 DCC_CLKSRC0 2 0 13
MCU_DCC_0 vbus_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_DCC_1 dcc_input10_clk MCU_PLL2.HSDIV0 1 DCC_CLKSRC1 0 0 250
MCU_DCC_1 dcc_clksrc0_clk MCU_PLL2.HSDIV1 2 DCC_CLKSRC1 1 0 250
MCU_DCC_1 dcc_clksrc1_clk MCU_PLL2.HSDIV2 1 DCC_CLKSRC1 2 0 200
MCU_DCC_1 dcc_clksrc2_clk MCU_PLL2.HSDIV3 1 DCC_CLKSRC1 3 0 80
MCU_DCC_1 dcc_clksrc3_clk MCU_PLL2.HSDIV4 1 DCC_CLKSRC1 4 0 333
MCU_DCC_1 dcc_clksrc4_clk MCU_PLL0.HSDIV0 4 DCC_CLKSRC1 5 0 250
MCU_DCC_1 dcc_clksrc5_clk MCU_PLL0.HSDIV1 1 DCC_CLKSRC1 6 0 60
MCU_DCC_1 dcc_clksrc6_clk MCU_OSPI0_LBCLKO 1 DCC_CLKSRC1 7 0
MCU_DCC_1 dcc_clksrc7_clk MAIN_PLL3.HSDIV1 1 DCC_CLKSRC1 / MCU_ENET_CLKSEL 8 / 0 0 / 0 250
MCU_DCC_1 dcc_clksrc7_clk MAIN_PLL0.HSDIV6 1 DCC_CLKSRC1 / MCU_ENET_CLKSEL 8 / 1 0 / 0 250
MCU_DCC_1 dcc_clksrc7_clk MCU_CPTS0_RFT_CLK 1 DCC_CLKSRC1 / MCU_ENET_CLKSEL 8 / 2 0 / 0
MCU_DCC_1 dcc_clksrc7_clk CPTS0_RFT_CLK 1 DCC_CLKSRC1 / MCU_ENET_CLKSEL 8 / 3 0 / 0
MCU_DCC_1 dcc_clksrc7_clk MCU_EXT_REFCLK0 1 DCC_CLKSRC1 / MCU_ENET_CLKSEL 8 / 4 0 / 0 100
MCU_DCC_1 dcc_clksrc7_clk EXT_REFCLK1 1 DCC_CLKSRC1 / MCU_ENET_CLKSEL 8 / 5 0 / 0
MCU_DCC_1 dcc_clksrc7_clk MAIN_SERDES_0.IP2_LN0_TXMCLK 1 DCC_CLKSRC1 / MCU_ENET_CLKSEL 8 / 6 0 / 0
MCU_DCC_1 dcc_clksrc7_clk MAIN_SERDES_0.IP2_LN1_TXMCLK 1 DCC_CLKSRC1 / MCU_ENET_CLKSEL 8 / 7 0 / 0
MCU_DCC_1 dcc_clksrc7_clk MAIN_SERDES_0.IP2_LN2_TXMCLK 1 DCC_CLKSRC1 / MCU_ENET_CLKSEL 8 / 8 0 / 0
MCU_DCC_1 dcc_clksrc7_clk MAIN_SERDES_0.IP2_LN3_TXMCLK 1 DCC_CLKSRC1 / MCU_ENET_CLKSEL 8 / 9 0 / 0
MCU_DCC_1 dcc_clksrc7_clk MCU_PLL2.HSDIV1 1 DCC_CLKSRC1 / MCU_ENET_CLKSEL 8 / 14 0 / 0 500
MCU_DCC_1 dcc_clksrc7_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 2 DCC_CLKSRC1 / MCU_ENET_CLKSEL 8 / 15 0 / 0 500
MCU_DCC_1 dcc_input00_clk HFOSC0 1 [19.2, 20, 24, 25, 26, 27]
MCU_DCC_1 dcc_input01_clk LFXOSC 1 0.032768
MCU_DCC_1 dcc_input02_clk CLK_12M_RC 1 13
MCU_DCC_1 vbus_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_DCC_2 dcc_input10_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 DCC_CLKSRC1 0 0 333
MCU_DCC_2 dcc_clksrc0_clk MCU_RMII1_REF_CLK 1 DCC_CLKSRC1 1 0
MCU_DCC_2 dcc_clksrc1_clk RGMII1_RXC 1 DCC_CLKSRC1 2 0
MCU_DCC_2 dcc_clksrc2_clk HFOSC1 1 DCC_CLKSRC1 3 0 [19.2 - 27]
MCU_DCC_2 dcc_clksrc3_clk MAIN_PLL0.HSDIV5 1 DCC_CLKSRC1 4 0 50
MCU_DCC_2 dcc_clksrc4_clk MCU_OSPI1_LBCLKO 1 DCC_CLKSRC1 5 0
MCU_DCC_2 dcc_clksrc5_clk MCU_TIEOFF LOW 1 DCC_CLKSRC1 6 0
MCU_DCC_2 dcc_clksrc6_clk CLK_12M_RC 1 DCC_CLKSRC1 7 0 13
MCU_DCC_2 dcc_clksrc7_clk HFOSC0 1 DCC_CLKSRC1 8 0 [19.2, 20, 24, 25, 26, 27]
MCU_DCC_2 dcc_input00_clk HFOSC0 1 DCC_CLKSRC0 0 0 [19.2, 20, 24, 25, 26, 27]
MCU_DCC_2 dcc_input01_clk MCU_EXT_REFCLK0 1 DCC_CLKSRC0 1 0 100
MCU_DCC_2 dcc_input02_clk CLK_12M_RC 1 DCC_CLKSRC0 2 0 13
MCU_DCC_2 vbus_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_ESM_0 clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_FSS_0 hpb_clkx1_clk MCU_PLL2.HSDIV4 2 167
MCU_FSS_0 hpb_clkx1_inv_clk MCU_PLL2.HSDIV4 2 167
MCU_FSS_0 hpb_clkx2_clk MCU_PLL2.HSDIV4 1 333
MCU_FSS_0 hpb_clkx2_inv_clk MCU_PLL2.HSDIV4 1 333
MCU_FSS_0 ospi0_dqs_clk MCU_OSPI0_DQS 1
MCU_FSS_0 ospi0_iclk_clk MCU_OSPI0_DQS 1 MCU_OSPI0_CLKSEL 0 0
MCU_FSS_0 ospi0_iclk_clk MCU_FSS_0.OSPI0_OCLK_CLK 1 MCU_OSPI0_CLKSEL 1 0
MCU_FSS_0 ospi0_rclk_clk MCU_PLL1.HSDIV4 1 MCU_OSPI0_CLKSEL 0 0 400
MCU_FSS_0 ospi0_rclk_clk MCU_PLL2.HSDIV4 1 MCU_OSPI0_CLKSEL 1 0 333
MCU_FSS_0 ospi1_dqs_clk MCU_OSPI1_DQS 1
MCU_FSS_0 ospi1_iclk_clk MCU_OSPI1_DQS 1 MCU_OSPI1_CLKSEL 0 0
MCU_FSS_0 ospi1_iclk_clk MCU_FSS_0.OSPI1_OCLK_CLK 1 MCU_OSPI1_CLKSEL 1 0
MCU_FSS_0 ospi1_rclk_clk MCU_PLL1.HSDIV4 1 MCU_OSPI1_CLKSEL 0 1 400
MCU_FSS_0 ospi1_rclk_clk MCU_PLL2.HSDIV4 1 MCU_OSPI1_CLKSEL 1 1 333
MCU_FSS_0 vbus_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_I2C_0 clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_I2C_0 piscl MCU_I2C0_SCL 1
MCU_I2C_0 pisys_clk MCU_PLL1.HSDIV3 1 96
MCU_I2C_1 clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_I2C_1 piscl MCU_I2C1_SCL 1
MCU_I2C_1 pisys_clk MCU_PLL1.HSDIV3 1 96
MCU_I3C_0 i3c_pclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_I3C_0 i3c_scl_di MCU_I3C0_SCL 1
MCU_I3C_0 i3c_sclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_I3C_0 i3c_sda_di MCU_I3C0_SDA 1
MCU_I3C_1 i3c_pclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_I3C_1 i3c_scl_di MCU_TIEOFF LOW 1
MCU_I3C_1 i3c_sclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_I3C_1 i3c_sda_di MCU_TIEOFF LOW 1
MCU_MCANSS_0 mcanss_can_rxd MCU_MCAN0_RX 1
MCU_MCANSS_0 mcanss_cclk_clk MCU_PLL2.HSDIV3 1 MCU_MCAN0_CLKSEL 0 0 80
MCU_MCANSS_0 mcanss_cclk_clk MCU_EXT_REFCLK0 1 MCU_MCAN0_CLKSEL 1 0 100
MCU_MCANSS_0 mcanss_cclk_clk MCU_PLL1.HSDIV2 1 MCU_MCAN0_CLKSEL 2 0 80
MCU_MCANSS_0 mcanss_cclk_clk HFOSC0 1 MCU_MCAN0_CLKSEL 3 0 [19.2, 20, 24, 25, 26, 27]
MCU_MCANSS_0 mcanss_hclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_MCANSS_1 mcanss_can_rxd MCU_MCAN1_RX 1
MCU_MCANSS_1 mcanss_cclk_clk MCU_PLL2.HSDIV3 1 MCU_MCAN1_CLKSEL 0 1 80
MCU_MCANSS_1 mcanss_cclk_clk MCU_EXT_REFCLK0 1 MCU_MCAN1_CLKSEL 1 1 100
MCU_MCANSS_1 mcanss_cclk_clk MCU_PLL1.HSDIV2 1 MCU_MCAN1_CLKSEL 2 1 80
MCU_MCANSS_1 mcanss_cclk_clk HFOSC0 1 MCU_MCAN1_CLKSEL 3 1 [19.2, 20, 24, 25, 26, 27]
MCU_MCANSS_1 mcanss_hclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_PDMA_ADC_0 vclk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_PDMA_G0 vclk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_PDMA_G1 vclk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_PDMA_G2 vclk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_Pulsar_0 cpu0_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 1 MCU_R5_CORE0_CLKSEL 0 0 1000
MCU_Pulsar_0 cpu0_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 MCU_R5_CORE0_CLKSEL 1 0 333
MCU_Pulsar_0 cpu1_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 1 MCU_R5_CORE0_CLKSEL 0 0 1000
MCU_Pulsar_0 cpu1_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 MCU_R5_CORE0_CLKSEL 1 0 333
MCU_Pulsar_0 interface0_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_Pulsar_0 interface0_phase MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 MCU_R5_CORE0_CLKSEL 0 0 333
MCU_Pulsar_0 interface0_phase MCU_TIEOFF HIGH 1 MCU_R5_CORE0_CLKSEL 1 0
MCU_Pulsar_0 interface1_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_Pulsar_0 interface1_phase MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 MCU_R5_CORE0_CLKSEL 0 0 333
MCU_Pulsar_0 interface1_phase MCU_TIEOFF HIGH 1 MCU_R5_CORE0_CLKSEL 1 0
MCU_RTI_0 rti_clk HFOSC0 1 MCU_RTI0_CLKSEL 0 0 [19.2, 20, 24, 25, 26, 27]
MCU_RTI_0 rti_clk LFXOSC 1 MCU_RTI0_CLKSEL 1 0 0.032768
MCU_RTI_0 rti_clk CLK_12M_RC 1 MCU_RTI0_CLKSEL 2 0 13
MCU_RTI_0 rti_clk CLK_32K 1 MCU_RTI0_CLKSEL 3 0 0.032000
MCU_RTI_0 vbusp_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_RTI_1 rti_clk HFOSC0 1 MCU_RTI1_CLKSEL 0 1 [19.2, 20, 24, 25, 26, 27]
MCU_RTI_1 rti_clk LFXOSC 1 MCU_RTI1_CLKSEL 1 1 0.032768
MCU_RTI_1 rti_clk CLK_12M_RC 1 MCU_RTI1_CLKSEL 2 1 13
MCU_RTI_1 rti_clk CLK_32K 1 MCU_RTI1_CLKSEL 3 1 0.032000
MCU_RTI_1 vbusp_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_SA3SS_0 pka_in_clk MCU_PLL1.HSDIV0 1 400
MCU_SA3SS_0 x1_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_SA3SS_0 x2_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_SPI_0 clkspiref_clk MCU_PLL2.HSDIV0 5 50
MCU_SPI_0 io_clkspii_clk MCU_SPI0_CLK 1 MCU_SPI0_CLK_LPBK_MUX 0 0
MCU_SPI_0 io_clkspii_clk MCU_SPI_0.IO_CLKSPIO_CLK 1 MCU_SPI0_CLK_LPBK_MUX 1 0
MCU_SPI_0 vbusp_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_SPI_1 clkspiref_clk MCU_PLL2.HSDIV0 5 50
MCU_SPI_1 io_clkspii_clk MCU_SPI1_CLK 1 MCU_SPI1_CLK_LPBK_MUX 0 0
MCU_SPI_1 io_clkspii_clk MCU_SPI_1.IO_CLKSPIO_CLK 1 MCU_SPI1_CLK_LPBK_MUX 1 0
MCU_SPI_1 io_clkspii_clk MAIN_SPI_3.IO_CLKSPIO_CLK 1 MCU_SPI1_CLK_MUX 0 0
MCU_SPI_1 io_clkspii_clk MCU_SPI_1.IO_CLKSPIO_CLK 1 MCU_SPI1_CLK_MUX 1 0
MCU_SPI_1 io_clkspii_clk MCU_SPI1_CLK 1 MCU_SPI1_CLK_MUX 1 0
MCU_SPI_1 vbusp_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_SPI_2 clkspiref_clk MCU_PLL2.HSDIV0 5 50
MCU_SPI_2 io_clkspii_clk MCU_SPI_2.IO_CLKSPIO_CLK 1
MCU_SPI_2 vbusp_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_Timer_0 timer_hclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_Timer_0 timer_tclk_clk HFOSC0 1 MCU_TIMER0_CLKSEL 0 0 [19.2, 20, 24, 25, 26, 27]
MCU_Timer_0 timer_tclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 4 MCU_TIMER0_CLKSEL 1 0 250
MCU_Timer_0 timer_tclk_clk CLK_12M_RC 1 MCU_TIMER0_CLKSEL 2 0 13
MCU_Timer_0 timer_tclk_clk MCU_PLL2.HSDIV2 1 MCU_TIMER0_CLKSEL 3 0 200
MCU_Timer_0 timer_tclk_clk MCU_EXT_REFCLK0 1 MCU_TIMER0_CLKSEL 4 0 100
MCU_Timer_0 timer_tclk_clk LFXOSC 1 MCU_TIMER0_CLKSEL 5 0 0.032768
MCU_Timer_0 timer_tclk_clk MCU_CPSW_0.CPTS_GENF0 1 MCU_TIMER0_CLKSEL 6 0
MCU_Timer_0 timer_tclk_clk CLK_32K 1 MCU_TIMER0_CLKSEL 7 0 0.032000
MCU_Timer_1 timer_hclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_Timer_1 timer_tclk_clk HFOSC0 1 MCU_TIMER1_CLKSEL 0 1 [19.2, 20, 24, 25, 26, 27]
MCU_Timer_1 timer_tclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 1 MCU_TIMER1_CLKSEL 1 1 250
MCU_Timer_1 timer_tclk_clk CLK_12M_RC 1 MCU_TIMER1_CLKSEL 2 1 13
MCU_Timer_1 timer_tclk_clk MCU_PLL2.HSDIV2 1 MCU_TIMER1_CLKSEL 3 1 200
MCU_Timer_1 timer_tclk_clk MCU_EXT_REFCLK0 1 MCU_TIMER1_CLKSEL 4 1 100
MCU_Timer_1 timer_tclk_clk LFXOSC 1 MCU_TIMER1_CLKSEL 5 1 0.032768
MCU_Timer_1 timer_tclk_clk MCU_CPSW_0.CPTS_GENF0 1 MCU_TIMER1_CLKSEL 6 1
MCU_Timer_1 timer_tclk_clk CLK_32K 1 MCU_TIMER1_CLKSEL 7 1 0.032000
MCU_Timer_1 timer_tclk_clk HFOSC0 1 MCU_TIMER1_CTRL 0 0 [19.2, 20, 24, 25, 26, 27]
MCU_Timer_1 timer_tclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 1 MCU_TIMER1_CTRL 0 0 1000
MCU_Timer_1 timer_tclk_clk CLK_12M_RC 1 MCU_TIMER1_CTRL 0 0 13
MCU_Timer_1 timer_tclk_clk MCU_PLL2.HSDIV2 1 MCU_TIMER1_CTRL 0 0 200
MCU_Timer_1 timer_tclk_clk MCU_EXT_REFCLK0 1 MCU_TIMER1_CTRL 0 0 100
MCU_Timer_1 timer_tclk_clk LFXOSC 1 MCU_TIMER1_CTRL 0 0 0.032768
MCU_Timer_1 timer_tclk_clk MCU_CPSW_0.CPTS_GENF0 1 MCU_TIMER1_CTRL 0 0
MCU_Timer_1 timer_tclk_clk CLK_32K 1 MCU_TIMER1_CTRL 0 0 0.032000
MCU_Timer_1 timer_tclk_clk MCU_TIMER_0.TIMER_PWM 1 MCU_TIMER1_CTRL 1 0
MCU_Timer_2 timer_hclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_Timer_2 timer_tclk_clk HFOSC0 1 MCU_TIMER2_CLKSEL 0 2 [19.2, 20, 24, 25, 26, 27]
MCU_Timer_2 timer_tclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 1 MCU_TIMER2_CLKSEL 1 2 250
MCU_Timer_2 timer_tclk_clk CLK_12M_RC 1 MCU_TIMER2_CLKSEL 2 2 13
MCU_Timer_2 timer_tclk_clk MCU_PLL2.HSDIV2 1 MCU_TIMER2_CLKSEL 3 2 200
MCU_Timer_2 timer_tclk_clk MCU_EXT_REFCLK0 1 MCU_TIMER2_CLKSEL 4 2 100
MCU_Timer_2 timer_tclk_clk LFXOSC 1 MCU_TIMER2_CLKSEL 5 2 0.032768
MCU_Timer_2 timer_tclk_clk MCU_CPSW_0.CPTS_GENF0 1 MCU_TIMER2_CLKSEL 6 2
MCU_Timer_2 timer_tclk_clk CLK_32K 1 MCU_TIMER2_CLKSEL 7 2 0.032000
MCU_Timer_3 timer_hclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_Timer_3 timer_tclk_clk HFOSC0 1 MCU_TIMER3_CLKSEL 0 3 [19.2, 20, 24, 25, 26, 27]
MCU_Timer_3 timer_tclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 4 MCU_TIMER3_CLKSEL 1 3 250
MCU_Timer_3 timer_tclk_clk CLK_12M_RC 1 MCU_TIMER3_CLKSEL 2 3 13
MCU_Timer_3 timer_tclk_clk MCU_PLL2.HSDIV2 1 MCU_TIMER3_CLKSEL 3 3 200
MCU_Timer_3 timer_tclk_clk MCU_EXT_REFCLK0 1 MCU_TIMER3_CLKSEL 4 3 100
MCU_Timer_3 timer_tclk_clk LFXOSC 1 MCU_TIMER3_CLKSEL 5 3 0.032768
MCU_Timer_3 timer_tclk_clk MCU_CPSW_0.CPTS_GENF0 1 MCU_TIMER3_CLKSEL 6 3
MCU_Timer_3 timer_tclk_clk CLK_32K 1 MCU_TIMER3_CLKSEL 7 3 0.032000
MCU_Timer_3 timer_tclk_clk HFOSC0 1 MCU_TIMER3_CTRL 0 0 [19.2, 20, 24, 25, 26, 27]
MCU_Timer_3 timer_tclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 1 MCU_TIMER3_CTRL 0 0 1000
MCU_Timer_3 timer_tclk_clk CLK_12M_RC 1 MCU_TIMER3_CTRL 0 0 13
MCU_Timer_3 timer_tclk_clk MCU_PLL2.HSDIV2 1 MCU_TIMER3_CTRL 0 0 200
MCU_Timer_3 timer_tclk_clk MCU_EXT_REFCLK0 1 MCU_TIMER3_CTRL 0 0 100
MCU_Timer_3 timer_tclk_clk LFXOSC 1 MCU_TIMER3_CTRL 0 0 0.032768
MCU_Timer_3 timer_tclk_clk MCU_CPSW_0.CPTS_GENF0 1 MCU_TIMER3_CTRL 0 0
MCU_Timer_3 timer_tclk_clk CLK_32K 1 MCU_TIMER3_CTRL 0 0 0.032000
MCU_Timer_3 timer_tclk_clk MCU_TIMER_2.TIMER_PWM 1 MCU_TIMER3_CTRL 1 0
MCU_Timer_4 timer_hclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_Timer_4 timer_tclk_clk HFOSC0 1 MCU_TIMER4_CLKSEL 0 4 [19.2, 20, 24, 25, 26, 27]
MCU_Timer_4 timer_tclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 4 MCU_TIMER4_CLKSEL 1 4 250
MCU_Timer_4 timer_tclk_clk CLK_12M_RC 1 MCU_TIMER4_CLKSEL 2 4 13
MCU_Timer_4 timer_tclk_clk MCU_PLL2.HSDIV2 1 MCU_TIMER4_CLKSEL 3 4 200
MCU_Timer_4 timer_tclk_clk MCU_EXT_REFCLK0 1 MCU_TIMER4_CLKSEL 4 4 100
MCU_Timer_4 timer_tclk_clk LFXOSC 1 MCU_TIMER4_CLKSEL 5 4 0.032768
MCU_Timer_4 timer_tclk_clk MCU_CPSW_0.CPTS_GENF0 1 MCU_TIMER4_CLKSEL 6 4
MCU_Timer_4 timer_tclk_clk CLK_32K 1 MCU_TIMER4_CLKSEL 7 4 0.032000
MCU_Timer_5 timer_hclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_Timer_5 timer_tclk_clk HFOSC0 1 MCU_TIMER5_CLKSEL 0 5 [19.2, 20, 24, 25, 26, 27]
MCU_Timer_5 timer_tclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 4 MCU_TIMER5_CLKSEL 1 5 250
MCU_Timer_5 timer_tclk_clk CLK_12M_RC 1 MCU_TIMER5_CLKSEL 2 5 13
MCU_Timer_5 timer_tclk_clk MCU_PLL2.HSDIV2 1 MCU_TIMER5_CLKSEL 3 5 200
MCU_Timer_5 timer_tclk_clk MCU_EXT_REFCLK0 1 MCU_TIMER5_CLKSEL 4 5 100
MCU_Timer_5 timer_tclk_clk LFXOSC 1 MCU_TIMER5_CLKSEL 5 5 0.032768
MCU_Timer_5 timer_tclk_clk MCU_CPSW_0.CPTS_GENF0 1 MCU_TIMER5_CLKSEL 6 5
MCU_Timer_5 timer_tclk_clk CLK_32K 1 MCU_TIMER5_CLKSEL 7 5 0.032000
MCU_Timer_5 timer_tclk_clk HFOSC0 1 MCU_TIMER5_CTRL 0 0 [19.2, 20, 24, 25, 26, 27]
MCU_Timer_5 timer_tclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 1 MCU_TIMER5_CTRL 0 0 1000
MCU_Timer_5 timer_tclk_clk CLK_12M_RC 1 MCU_TIMER5_CTRL 0 0 13
MCU_Timer_5 timer_tclk_clk MCU_PLL2.HSDIV2 1 MCU_TIMER5_CTRL 0 0 200
MCU_Timer_5 timer_tclk_clk MCU_EXT_REFCLK0 1 MCU_TIMER5_CTRL 0 0 100
MCU_Timer_5 timer_tclk_clk LFXOSC 1 MCU_TIMER5_CTRL 0 0 0.032768
MCU_Timer_5 timer_tclk_clk MCU_CPSW_0.CPTS_GENF0 1 MCU_TIMER5_CTRL 0 0
MCU_Timer_5 timer_tclk_clk CLK_32K 1 MCU_TIMER5_CTRL 0 0 0.032000
MCU_Timer_5 timer_tclk_clk MCU_TIMER_4.TIMER_PWM 1 MCU_TIMER5_CTRL 1 0
MCU_Timer_6 timer_hclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_Timer_6 timer_tclk_clk HFOSC0 1 MCU_TIMER6_CLKSEL 0 6 [19.2, 20, 24, 25, 26, 27]
MCU_Timer_6 timer_tclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 4 MCU_TIMER6_CLKSEL 1 6 250
MCU_Timer_6 timer_tclk_clk CLK_12M_RC 1 MCU_TIMER6_CLKSEL 2 6 13
MCU_Timer_6 timer_tclk_clk MCU_PLL2.HSDIV2 1 MCU_TIMER6_CLKSEL 3 6 200
MCU_Timer_6 timer_tclk_clk MCU_EXT_REFCLK0 1 MCU_TIMER6_CLKSEL 4 6 100
MCU_Timer_6 timer_tclk_clk LFXOSC 1 MCU_TIMER6_CLKSEL 5 6 0.032768
MCU_Timer_6 timer_tclk_clk MCU_CPSW_0.CPTS_GENF0 1 MCU_TIMER6_CLKSEL 6 6
MCU_Timer_6 timer_tclk_clk CLK_32K 1 MCU_TIMER6_CLKSEL 7 6 0.032000
MCU_Timer_7 timer_hclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_Timer_7 timer_tclk_clk HFOSC0 1 MCU_TIMER7_CLKSEL 0 7 [19.2, 20, 24, 25, 26, 27]
MCU_Timer_7 timer_tclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 4 MCU_TIMER7_CLKSEL 1 7 250
MCU_Timer_7 timer_tclk_clk CLK_12M_RC 1 MCU_TIMER7_CLKSEL 2 7 13
MCU_Timer_7 timer_tclk_clk MCU_PLL2.HSDIV2 1 MCU_TIMER7_CLKSEL 3 7 200
MCU_Timer_7 timer_tclk_clk MCU_EXT_REFCLK0 1 MCU_TIMER7_CLKSEL 4 7 100
MCU_Timer_7 timer_tclk_clk LFXOSC 1 MCU_TIMER7_CLKSEL 5 7 0.032768
MCU_Timer_7 timer_tclk_clk MCU_CPSW_0.CPTS_GENF0 1 MCU_TIMER7_CLKSEL 6 7
MCU_Timer_7 timer_tclk_clk CLK_32K 1 MCU_TIMER7_CLKSEL 7 7 0.032000
MCU_Timer_7 timer_tclk_clk HFOSC0 1 MCU_TIMER7_CTRL 0 0 [19.2, 20, 24, 25, 26, 27]
MCU_Timer_7 timer_tclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 1 MCU_TIMER7_CTRL 0 0 1000
MCU_Timer_7 timer_tclk_clk CLK_12M_RC 1 MCU_TIMER7_CTRL 0 0 13
MCU_Timer_7 timer_tclk_clk MCU_PLL2.HSDIV2 1 MCU_TIMER7_CTRL 0 0 200
MCU_Timer_7 timer_tclk_clk MCU_EXT_REFCLK0 1 MCU_TIMER7_CTRL 0 0 100
MCU_Timer_7 timer_tclk_clk LFXOSC 1 MCU_TIMER7_CTRL 0 0 0.032768
MCU_Timer_7 timer_tclk_clk MCU_CPSW_0.CPTS_GENF0 1 MCU_TIMER7_CTRL 0 0
MCU_Timer_7 timer_tclk_clk CLK_32K 1 MCU_TIMER7_CTRL 0 0 0.032000
MCU_Timer_7 timer_tclk_clk MCU_TIMER_6.TIMER_PWM 1 MCU_TIMER7_CTRL 1 0
MCU_Timer_8 timer_hclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_Timer_8 timer_tclk_clk HFOSC0 1 MCU_TIMER8_CLKSEL 0 8 [19.2, 20, 24, 25, 26, 27]
MCU_Timer_8 timer_tclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 1 MCU_TIMER8_CLKSEL 1 8 1000
MCU_Timer_8 timer_tclk_clk CLK_12M_RC 1 MCU_TIMER8_CLKSEL 2 8 13
MCU_Timer_8 timer_tclk_clk MCU_PLL2.HSDIV2 1 MCU_TIMER8_CLKSEL 3 8 200
MCU_Timer_8 timer_tclk_clk MCU_EXT_REFCLK0 1 MCU_TIMER8_CLKSEL 4 8 100
MCU_Timer_8 timer_tclk_clk LFXOSC 1 MCU_TIMER8_CLKSEL 5 8 0.032768
MCU_Timer_8 timer_tclk_clk MCU_CPSW_0.CPTS_GENF0 1 MCU_TIMER8_CLKSEL 6 8
MCU_Timer_8 timer_tclk_clk CLK_32K 1 MCU_TIMER8_CLKSEL 7 8 0.032000
MCU_Timer_8 timer_tclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 1 1000
MCU_Timer_9 timer_hclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_Timer_9 timer_tclk_clk HFOSC0 1 MCU_TIMER9_CLKSEL 0 9 [19.2, 20, 24, 25, 26, 27]
MCU_Timer_9 timer_tclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 1 MCU_TIMER9_CLKSEL 1 9 1000
MCU_Timer_9 timer_tclk_clk CLK_12M_RC 1 MCU_TIMER9_CLKSEL 2 9 13
MCU_Timer_9 timer_tclk_clk MCU_PLL2.HSDIV2 1 MCU_TIMER9_CLKSEL 3 9 200
MCU_Timer_9 timer_tclk_clk MCU_EXT_REFCLK0 1 MCU_TIMER9_CLKSEL 4 9 100
MCU_Timer_9 timer_tclk_clk LFXOSC 1 MCU_TIMER9_CLKSEL 5 9 0.032768
MCU_Timer_9 timer_tclk_clk MCU_CPSW_0.CPTS_GENF0 1 MCU_TIMER9_CLKSEL 6 9
MCU_Timer_9 timer_tclk_clk CLK_32K 1 MCU_TIMER9_CLKSEL 7 9 0.032000
MCU_Timer_9 timer_tclk_clk HFOSC0 1 MCU_TIMER9_CTRL 0 0 [19.2, 20, 24, 25, 26, 27]
MCU_Timer_9 timer_tclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 1 MCU_TIMER9_CTRL 0 0 1000
MCU_Timer_9 timer_tclk_clk CLK_12M_RC 1 MCU_TIMER9_CTRL 0 0 13
MCU_Timer_9 timer_tclk_clk MCU_PLL2.HSDIV2 1 MCU_TIMER9_CTRL 0 0 200
MCU_Timer_9 timer_tclk_clk MCU_EXT_REFCLK0 1 MCU_TIMER9_CTRL 0 0 100
MCU_Timer_9 timer_tclk_clk LFXOSC 1 MCU_TIMER9_CTRL 0 0 0.032768
MCU_Timer_9 timer_tclk_clk MCU_CPSW_0.CPTS_GENF0 1 MCU_TIMER9_CTRL 0 0
MCU_Timer_9 timer_tclk_clk CLK_32K 1 MCU_TIMER9_CTRL 0 0 0.032000
MCU_Timer_9 timer_tclk_clk MCU_TIMER_8.TIMER_PWM 1 MCU_TIMER9_CTRL 1 0
MCU_Timer_9 timer_tclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 1 1000
MCU_UART_0 fclk_clk MCU_PLL1.HSDIV3 1 MCU_USART_CLKSEL 0 0 96
MCU_UART_0 fclk_clk MAIN_PLL1.HSDIV5 1 MCU_USART_CLKSEL 1 0
MCU_UART_0 sclki_clk MCU_TIEOFF LOW 1
MCU_UART_0 vbusp_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_CPT2_Aggr_0 vclk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_CPT2_Probe_0 probe_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_CPT2_Probe_0 vbus_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_CPT2_Probe_FSS_0_2 probe_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_CPT2_Probe_FSS_0_2 vbus_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_CPT2_Probe_FSS_1_3 probe_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_CPT2_Probe_FSS_1_3 vbus_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_CPT2_Probe_SRAM probe_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_CPT2_Probe_SRAM vbus_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_CTRL_MMR_0 vbusp_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_ECC_Aggr_0 clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_EFUSE_0 pll_ctrl_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 12 83
MCU_EFUSE_0 wkup_osc0_clk HFOSC0 1 MCU_EFUSE_CLKSEL 0 0 [19.2, 20, 24, 25, 26, 27]
MCU_EFUSE_0 wkup_osc0_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 1 MCU_EFUSE_CLKSEL 1 0 1000
MCU_NAVSS_0 modss_vd2clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_NAVSS_0 navss_clk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_NAVSS_0 pdma_adc_clk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_NAVSS_0 pdma_mcu0_clk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_NAVSS_0 pdma_mcu1_clk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_NAVSS_0 pdma_mcu2_clk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_NAVSS_0 udmass_vd2clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_PBIST_MCU_0 clk1_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 2 500
MCU_PBIST_MCU_0 clk2_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_PBIST_MCU_0 clk3_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_PBIST_MCU_0 clk4_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 12 83
MCU_PBIST_MCU_0 clk5_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 12 83
MCU_PBIST_MCU_0 clk6_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 12 83
MCU_PBIST_MCU_0 clk7_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 12 83
MCU_PBIST_MCU_0 clk8_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 12 83
MCU_PBIST_MCU_0 tclk_clk MAIN_PBIST_CLK 1
MCU_PBIST_MCU_1 clk1_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 2 500
MCU_PBIST_MCU_1 clk2_clk MCU_PLL1.HSDIV0 1 400
MCU_PBIST_MCU_1 clk3_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_PBIST_MCU_1 clk4_clk MCU_PLL2.HSDIV4 2 167
MCU_PBIST_MCU_1 clk5_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_PBIST_MCU_1 clk6_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 12 83
MCU_PBIST_MCU_1 clk7_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 12 83
MCU_PBIST_MCU_1 clk8_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 12 83
MCU_PBIST_MCU_1 tclk_clk MAIN_PBIST_CLK 1
MCU_PBIST_Pulsar_0 clk1_clk MAIN_PBIST_CLK 1
MCU_PBIST_Pulsar_0 clk2_clk MAIN_PBIST_CLK 1
MCU_PBIST_Pulsar_0 clk3_clk MAIN_PBIST_CLK 1
MCU_PBIST_Pulsar_0 clk4_clk MAIN_PBIST_CLK 1
MCU_PBIST_Pulsar_0 clk5_clk MAIN_PBIST_CLK 1
MCU_PBIST_Pulsar_0 clk6_clk MAIN_PBIST_CLK 1
MCU_PBIST_Pulsar_0 clk7_clk MAIN_PBIST_CLK 1
MCU_PBIST_Pulsar_0 clk8_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 12 83
MCU_PBIST_Pulsar_0 tclk_clk MAIN_PBIST_CLK 1
MCU_PLL_MMR_0 vbusp_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
MCU_PSROM_0 clk_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 3 333
MCU_SEC_MMR_0 vbusp_clk MCU_SYSCLK0 (MCU_PLL0.HSDIV0) 6 167
Main_1KByte_ScratchPadRAM clk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_2KByte_ScratchPadRAM clk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_512KByte_SRAM_0 cclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_512KByte_SRAM_0 vclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_512KByte_SRAM_1 cclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_512KByte_SRAM_1 vclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_ATL_0 atl_clk MAIN_PLL4.HSDIV1 1 ATL_PCLKMUX 0 0 294
Main_ATL_0 atl_clk MAIN_PLL2.HSDIV2 1 ATL_PCLKMUX 1 0 200
Main_ATL_0 atl_clk MAIN_PLL0.HSDIV7 1 ATL_PCLKMUX 4 0 200
Main_ATL_0 atl_clk MCU_EXT_REFCLK0 1 ATL_PCLKMUX 5 0 100
Main_ATL_0 atl_clk EXT_REFCLK1 1 ATL_PCLKMUX 6 0
Main_ATL_0 atl_io_port_aws MAIN_MCASP_0.MCASP_AFSX 1 ATL_AWS_SEL 0 0
Main_ATL_0 atl_io_port_aws MAIN_MCASP_0.MCASP_AFSX 1 ATL_AWS_SEL 0 1
Main_ATL_0 atl_io_port_aws MAIN_MCASP_0.MCASP_AFSX 1 ATL_AWS_SEL 0 2
Main_ATL_0 atl_io_port_aws MAIN_MCASP_0.MCASP_AFSX 1 ATL_AWS_SEL 0 3
Main_ATL_0 atl_io_port_aws MAIN_MCASP_1.MCASP_AFSX 1 ATL_AWS_SEL 1 0
Main_ATL_0 atl_io_port_aws MAIN_MCASP_1.MCASP_AFSX 1 ATL_AWS_SEL 1 1
Main_ATL_0 atl_io_port_aws MAIN_MCASP_1.MCASP_AFSX 1 ATL_AWS_SEL 1 2
Main_ATL_0 atl_io_port_aws MAIN_MCASP_1.MCASP_AFSX 1 ATL_AWS_SEL 1 3
Main_ATL_0 atl_io_port_aws MAIN_MCASP_2.MCASP_AFSX 1 ATL_AWS_SEL 2 0
Main_ATL_0 atl_io_port_aws MAIN_MCASP_2.MCASP_AFSX 1 ATL_AWS_SEL 2 1
Main_ATL_0 atl_io_port_aws MAIN_MCASP_2.MCASP_AFSX 1 ATL_AWS_SEL 2 2
Main_ATL_0 atl_io_port_aws MAIN_MCASP_2.MCASP_AFSX 1 ATL_AWS_SEL 2 3
Main_ATL_0 atl_io_port_aws MAIN_MCASP_3.MCASP_AFSX 1 ATL_AWS_SEL 3 0
Main_ATL_0 atl_io_port_aws MAIN_MCASP_3.MCASP_AFSX 1 ATL_AWS_SEL 3 1
Main_ATL_0 atl_io_port_aws MAIN_MCASP_3.MCASP_AFSX 1 ATL_AWS_SEL 3 2
Main_ATL_0 atl_io_port_aws MAIN_MCASP_3.MCASP_AFSX 1 ATL_AWS_SEL 3 3
Main_ATL_0 atl_io_port_aws MAIN_MCASP_4.MCASP_AFSX 1 ATL_AWS_SEL 4 0
Main_ATL_0 atl_io_port_aws MAIN_MCASP_4.MCASP_AFSX 1 ATL_AWS_SEL 4 1
Main_ATL_0 atl_io_port_aws MAIN_MCASP_4.MCASP_AFSX 1 ATL_AWS_SEL 4 2
Main_ATL_0 atl_io_port_aws MAIN_MCASP_4.MCASP_AFSX 1 ATL_AWS_SEL 4 3
Main_ATL_0 atl_io_port_aws MAIN_MCASP_0.MCASP_AFSX 1 ATL_AWS_SEL 12 0
Main_ATL_0 atl_io_port_aws MAIN_MCASP_0.MCASP_AFSX 1 ATL_AWS_SEL 12 1
Main_ATL_0 atl_io_port_aws MAIN_MCASP_0.MCASP_AFSX 1 ATL_AWS_SEL 12 2
Main_ATL_0 atl_io_port_aws MAIN_MCASP_0.MCASP_AFSX 1 ATL_AWS_SEL 12 3
Main_ATL_0 atl_io_port_aws MAIN_MCASP_1.MCASP_AFSX 1 ATL_AWS_SEL 13 0
Main_ATL_0 atl_io_port_aws MAIN_MCASP_1.MCASP_AFSX 1 ATL_AWS_SEL 13 1
Main_ATL_0 atl_io_port_aws MAIN_MCASP_1.MCASP_AFSX 1 ATL_AWS_SEL 13 2
Main_ATL_0 atl_io_port_aws MAIN_MCASP_1.MCASP_AFSX 1 ATL_AWS_SEL 13 3
Main_ATL_0 atl_io_port_aws MAIN_MCASP_2.MCASP_AFSX 1 ATL_AWS_SEL 14 0
Main_ATL_0 atl_io_port_aws MAIN_MCASP_2.MCASP_AFSX 1 ATL_AWS_SEL 14 1
Main_ATL_0 atl_io_port_aws MAIN_MCASP_2.MCASP_AFSX 1 ATL_AWS_SEL 14 2
Main_ATL_0 atl_io_port_aws MAIN_MCASP_2.MCASP_AFSX 1 ATL_AWS_SEL 14 3
Main_ATL_0 atl_io_port_aws MAIN_MCASP_3.MCASP_AFSX 1 ATL_AWS_SEL 15 0
Main_ATL_0 atl_io_port_aws MAIN_MCASP_3.MCASP_AFSX 1 ATL_AWS_SEL 15 1
Main_ATL_0 atl_io_port_aws MAIN_MCASP_3.MCASP_AFSX 1 ATL_AWS_SEL 15 2
Main_ATL_0 atl_io_port_aws MAIN_MCASP_3.MCASP_AFSX 1 ATL_AWS_SEL 15 3
Main_ATL_0 atl_io_port_aws MAIN_MCASP_4.MCASP_AFSX 1 ATL_AWS_SEL 16 0
Main_ATL_0 atl_io_port_aws MAIN_MCASP_4.MCASP_AFSX 1 ATL_AWS_SEL 16 1
Main_ATL_0 atl_io_port_aws MAIN_MCASP_4.MCASP_AFSX 1 ATL_AWS_SEL 16 2
Main_ATL_0 atl_io_port_aws MAIN_MCASP_4.MCASP_AFSX 1 ATL_AWS_SEL 16 3
Main_ATL_0 atl_io_port_aws AUDIO_EXT_REFCLK0 1 ATL_AWS_SEL 24 0
Main_ATL_0 atl_io_port_aws AUDIO_EXT_REFCLK0 1 ATL_AWS_SEL 24 1
Main_ATL_0 atl_io_port_aws AUDIO_EXT_REFCLK0 1 ATL_AWS_SEL 24 2
Main_ATL_0 atl_io_port_aws AUDIO_EXT_REFCLK0 1 ATL_AWS_SEL 24 3
Main_ATL_0 atl_io_port_aws AUDIO_EXT_REFCLK1 1 ATL_AWS_SEL 25 0
Main_ATL_0 atl_io_port_aws AUDIO_EXT_REFCLK1 1 ATL_AWS_SEL 25 1
Main_ATL_0 atl_io_port_aws AUDIO_EXT_REFCLK1 1 ATL_AWS_SEL 25 2
Main_ATL_0 atl_io_port_aws AUDIO_EXT_REFCLK1 1 ATL_AWS_SEL 25 3
Main_ATL_0 atl_io_port_aws MAIN_TIEOFF LOW 1
Main_ATL_0 atl_io_port_bws MAIN_MCASP_0.MCASP_AFSR 1 ATL_BWS_SEL 0 0
Main_ATL_0 atl_io_port_bws MAIN_MCASP_0.MCASP_AFSR 1 ATL_BWS_SEL 0 1
Main_ATL_0 atl_io_port_bws MAIN_MCASP_0.MCASP_AFSR 1 ATL_BWS_SEL 0 2
Main_ATL_0 atl_io_port_bws MAIN_MCASP_0.MCASP_AFSR 1 ATL_BWS_SEL 0 3
Main_ATL_0 atl_io_port_bws MAIN_MCASP_1.MCASP_AFSR 1 ATL_BWS_SEL 1 0
Main_ATL_0 atl_io_port_bws MAIN_MCASP_1.MCASP_AFSR 1 ATL_BWS_SEL 1 1
Main_ATL_0 atl_io_port_bws MAIN_MCASP_1.MCASP_AFSR 1 ATL_BWS_SEL 1 2
Main_ATL_0 atl_io_port_bws MAIN_MCASP_1.MCASP_AFSR 1 ATL_BWS_SEL 1 3
Main_ATL_0 atl_io_port_bws MAIN_MCASP_2.MCASP_AFSR 1 ATL_BWS_SEL 2 0
Main_ATL_0 atl_io_port_bws MAIN_MCASP_2.MCASP_AFSR 1 ATL_BWS_SEL 2 1
Main_ATL_0 atl_io_port_bws MAIN_MCASP_2.MCASP_AFSR 1 ATL_BWS_SEL 2 2
Main_ATL_0 atl_io_port_bws MAIN_MCASP_2.MCASP_AFSR 1 ATL_BWS_SEL 2 3
Main_ATL_0 atl_io_port_bws MAIN_MCASP_3.MCASP_AFSR 1 ATL_BWS_SEL 3 0
Main_ATL_0 atl_io_port_bws MAIN_MCASP_3.MCASP_AFSR 1 ATL_BWS_SEL 3 1
Main_ATL_0 atl_io_port_bws MAIN_MCASP_3.MCASP_AFSR 1 ATL_BWS_SEL 3 2
Main_ATL_0 atl_io_port_bws MAIN_MCASP_3.MCASP_AFSR 1 ATL_BWS_SEL 3 3
Main_ATL_0 atl_io_port_bws MAIN_MCASP_4.MCASP_AFSR 1 ATL_BWS_SEL 4 0
Main_ATL_0 atl_io_port_bws MAIN_MCASP_4.MCASP_AFSR 1 ATL_BWS_SEL 4 1
Main_ATL_0 atl_io_port_bws MAIN_MCASP_4.MCASP_AFSR 1 ATL_BWS_SEL 4 2
Main_ATL_0 atl_io_port_bws MAIN_MCASP_4.MCASP_AFSR 1 ATL_BWS_SEL 4 3
Main_ATL_0 atl_io_port_bws MAIN_MCASP_0.MCASP_AFSX 1 ATL_BWS_SEL 12 0
Main_ATL_0 atl_io_port_bws MAIN_MCASP_0.MCASP_AFSX 1 ATL_BWS_SEL 12 1
Main_ATL_0 atl_io_port_bws MAIN_MCASP_0.MCASP_AFSX 1 ATL_BWS_SEL 12 2
Main_ATL_0 atl_io_port_bws MAIN_MCASP_0.MCASP_AFSX 1 ATL_BWS_SEL 12 3
Main_ATL_0 atl_io_port_bws MAIN_MCASP_1.MCASP_AFSX 1 ATL_BWS_SEL 13 0
Main_ATL_0 atl_io_port_bws MAIN_MCASP_1.MCASP_AFSX 1 ATL_BWS_SEL 13 1
Main_ATL_0 atl_io_port_bws MAIN_MCASP_1.MCASP_AFSX 1 ATL_BWS_SEL 13 2
Main_ATL_0 atl_io_port_bws MAIN_MCASP_1.MCASP_AFSX 1 ATL_BWS_SEL 13 3
Main_ATL_0 atl_io_port_bws MAIN_MCASP_2.MCASP_AFSX 1 ATL_BWS_SEL 14 0
Main_ATL_0 atl_io_port_bws MAIN_MCASP_2.MCASP_AFSX 1 ATL_BWS_SEL 14 1
Main_ATL_0 atl_io_port_bws MAIN_MCASP_2.MCASP_AFSX 1 ATL_BWS_SEL 14 2
Main_ATL_0 atl_io_port_bws MAIN_MCASP_2.MCASP_AFSX 1 ATL_BWS_SEL 14 3
Main_ATL_0 atl_io_port_bws MAIN_MCASP_3.MCASP_AFSX 1 ATL_BWS_SEL 15 0
Main_ATL_0 atl_io_port_bws MAIN_MCASP_3.MCASP_AFSX 1 ATL_BWS_SEL 15 1
Main_ATL_0 atl_io_port_bws MAIN_MCASP_3.MCASP_AFSX 1 ATL_BWS_SEL 15 2
Main_ATL_0 atl_io_port_bws MAIN_MCASP_3.MCASP_AFSX 1 ATL_BWS_SEL 15 3
Main_ATL_0 atl_io_port_bws MAIN_MCASP_4.MCASP_AFSX 1 ATL_BWS_SEL 16 0
Main_ATL_0 atl_io_port_bws MAIN_MCASP_4.MCASP_AFSX 1 ATL_BWS_SEL 16 1
Main_ATL_0 atl_io_port_bws MAIN_MCASP_4.MCASP_AFSX 1 ATL_BWS_SEL 16 2
Main_ATL_0 atl_io_port_bws MAIN_MCASP_4.MCASP_AFSX 1 ATL_BWS_SEL 16 3
Main_ATL_0 atl_io_port_bws AUDIO_EXT_REFCLK0 1 ATL_BWS_SEL 24 0
Main_ATL_0 atl_io_port_bws AUDIO_EXT_REFCLK0 1 ATL_BWS_SEL 24 1
Main_ATL_0 atl_io_port_bws AUDIO_EXT_REFCLK0 1 ATL_BWS_SEL 24 2
Main_ATL_0 atl_io_port_bws AUDIO_EXT_REFCLK0 1 ATL_BWS_SEL 24 3
Main_ATL_0 atl_io_port_bws AUDIO_EXT_REFCLK1 1 ATL_BWS_SEL 25 0
Main_ATL_0 atl_io_port_bws AUDIO_EXT_REFCLK1 1 ATL_BWS_SEL 25 1
Main_ATL_0 atl_io_port_bws AUDIO_EXT_REFCLK1 1 ATL_BWS_SEL 25 2
Main_ATL_0 atl_io_port_bws AUDIO_EXT_REFCLK1 1 ATL_BWS_SEL 25 3
Main_ATL_0 atl_io_port_bws MAIN_TIEOFF LOW 1
Main_ATL_0 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_Compute_Cluster_0 ac71_4_clk_clk MAIN_PLL7.HSDIV0 1 1000
Main_Compute_Cluster_0 ac71_5_clk_clk MAIN_PLL7.HSDIV0 1 1000
Main_Compute_Cluster_0 arm0_clk_clk MAIN_PLL8.HSDIV0 1 2000
Main_Compute_Cluster_0 arm0_msmc_clk_clk MAIN_PLL7.HSDIV0 1 1000
Main_Compute_Cluster_0 arm0_pll_ctrl_clk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_Compute_Cluster_0 msmc_clk MAIN_PLL7.HSDIV0 1 1000
Main_Compute_Cluster_0 msmc_pll_ctrl_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_CPSW_0 cppi_clk_clk MAIN_PLL1.HSDIV1 1 320
Main_CPSW_0 cpts_rft_clk MAIN_PLL3.HSDIV1 1 MAIN_CPSW2_CPTS_CLK_MUX 0 0 250
Main_CPSW_0 cpts_rft_clk MAIN_PLL0.HSDIV6 1 MAIN_CPSW2_CPTS_CLK_MUX 1 0 250
Main_CPSW_0 cpts_rft_clk MCU_CPTS0_RFT_CLK 1 MAIN_CPSW2_CPTS_CLK_MUX 2 0
Main_CPSW_0 cpts_rft_clk CPTS0_RFT_CLK 1 MAIN_CPSW2_CPTS_CLK_MUX 3 0
Main_CPSW_0 cpts_rft_clk MCU_EXT_REFCLK0 1 MAIN_CPSW2_CPTS_CLK_MUX 4 0 100
Main_CPSW_0 cpts_rft_clk EXT_REFCLK1 1 MAIN_CPSW2_CPTS_CLK_MUX 5 0
Main_CPSW_0 cpts_rft_clk MAIN_SERDES_0.IP2_LN0_TXMCLK 1 MAIN_CPSW2_CPTS_CLK_MUX 6 0
Main_CPSW_0 cpts_rft_clk MAIN_SERDES_0.IP2_LN1_TXMCLK 1 MAIN_CPSW2_CPTS_CLK_MUX 7 0
Main_CPSW_0 cpts_rft_clk MAIN_SERDES_0.IP2_LN2_TXMCLK 1 MAIN_CPSW2_CPTS_CLK_MUX 8 0
Main_CPSW_0 cpts_rft_clk MAIN_SERDES_0.IP2_LN3_TXMCLK 1 MAIN_CPSW2_CPTS_CLK_MUX 9 0
Main_CPSW_0 cpts_rft_clk MCU_PLL2.HSDIV1 1 MAIN_CPSW2_CPTS_CLK_MUX 14 0 500
Main_CPSW_0 cpts_rft_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 MAIN_CPSW2_CPTS_CLK_MUX 15 0 500
Main_CPSW_0 gmii_rft_clk MAIN_PLL3.HSDIV0 2 125
Main_CPSW_0 gmii1_mr_clk MAIN_PLL3.HSDIV0 10 25
Main_CPSW_0 gmii1_mt_clk MAIN_PLL3.HSDIV0 10 25
Main_CPSW_0 rgmii_mhz_250_clk MAIN_PLL3.HSDIV0 1 250
Main_CPSW_0 rgmii_mhz_5_clk MAIN_PLL3.HSDIV0 50 5
Main_CPSW_0 rgmii_mhz_50_clk MAIN_PLL3.HSDIV0 5 50
Main_CPSW_0 rgmii1_rxc_i RGMII1_RXC 1
Main_CPSW_0 rgmii1_txc_i MAIN_TIEOFF LOW 1
Main_CPSW_0 rmii_mhz_50_clk RMII_REF_CLK 1
Main_CPSW_0 sgmii1_rxb_clk MAIN_TIEOFF LOW 1
Main_CPSW_0 sgmii1_txb_clk MAIN_TIEOFF LOW 1
Main_CSI_Rx_0 main_clk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_CSI_Rx_0 ppi_rx_byte_clk MAIN_DPHY_RX_0.PPI_RX_BYTE_CLK 1
Main_CSI_Rx_0 vbus_clk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_CSI_Rx_0 vp_clk_clk MAIN_PLL25.HSDIV1 1 720
Main_CSI_Rx_1 main_clk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_CSI_Rx_1 ppi_rx_byte_clk MAIN_DPHY_RX_1.PPI_RX_BYTE_CLK 1
Main_CSI_Rx_1 vbus_clk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_CSI_Rx_1 vp_clk_clk MAIN_PLL25.HSDIV1 1 720
Main_CSI_Tx_0 dphy_TxByteClkHS_cl_clk MAIN_SERDES_0.IP2_PPI_TXBYTECLKHS_CL_CLK 1
Main_CSI_Tx_0 esc_clk_clk MAIN_PLL1.HSDIV8 1 20
Main_CSI_Tx_0 main_clk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_CSI_Tx_0 vbus_clk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_CSI_Tx_1 dphy_TxByteClkHS_cl_clk MAIN_SERDES_1.IP2_PPI_TXBYTECLKHS_CL_CLK 1
Main_CSI_Tx_1 esc_clk_clk MAIN_PLL1.HSDIV8 1 20
Main_CSI_Tx_1 main_clk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_CSI_Tx_1 vbus_clk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_DCC_0 dcc_input10_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 DCC_CLKSRC1 0 0 250
Main_DCC_0 dcc_clksrc0_clk MAIN_PLL0.HSDIV8 1 DCC_CLKSRC1 1 0 250
Main_DCC_0 dcc_clksrc1_clk MAIN_PLL0.HSDIV2 1 DCC_CLKSRC1 2 0 200
Main_DCC_0 dcc_clksrc2_clk MAIN_PLL0.HSDIV3 1 DCC_CLKSRC1 3 0 133
Main_DCC_0 dcc_clksrc3_clk MAIN_PLL0.HSDIV4 1 DCC_CLKSRC1 4 0 80
Main_DCC_0 dcc_clksrc4_clk HFOSC0 1 DCC_CLKSRC1 5 0 [19.2, 20, 24, 25, 26, 27]
Main_DCC_0 dcc_clksrc5_clk HFOSC1 1 DCC_CLKSRC1 6 0 [19.2 - 27]
Main_DCC_0 dcc_clksrc6_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 DCC_CLKSRC1 7 0 500
Main_DCC_0 dcc_clksrc7_clk MAIN_DSS_EDP_0.PHY_LN0_TXCLK 1 DCC_CLKSRC1 8 0
Main_DCC_0 dcc_input00_clk HFOSC0 1 DCC_CLKSRC0 0 0 [19.2, 20, 24, 25, 26, 27]
Main_DCC_0 dcc_input01_clk HFOSC1 1 DCC_CLKSRC0 1 0 [19.2 - 27]
Main_DCC_0 dcc_input02_clk CLK_12M_RC 1 DCC_CLKSRC0 2 0 13
Main_DCC_0 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_DCC_1 dcc_input10_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 DCC_CLKSRC1 0 0 125
Main_DCC_1 dcc_clksrc0_clk MAIN_PLL0.HSDIV5 1 DCC_CLKSRC1 1 0 50
Main_DCC_1 dcc_clksrc1_clk MAIN_PLL0.HSDIV6 1 DCC_CLKSRC1 2 0 250
Main_DCC_1 dcc_clksrc2_clk MAIN_PLL0.HSDIV7 1 DCC_CLKSRC1 3 0 200
Main_DCC_1 dcc_clksrc3_clk MAIN_PLL1.HSDIV0 1 DCC_CLKSRC1 4 0 192
Main_DCC_1 dcc_clksrc4_clk MAIN_PLL1.HSDIV1 1 DCC_CLKSRC1 5 0 320
Main_DCC_1 dcc_clksrc5_clk MAIN_PLL1.HSDIV2 1 DCC_CLKSRC1 6 0 192
Main_DCC_1 dcc_clksrc6_clk MAIN_PLL1.HSDIV3 1 DCC_CLKSRC1 7 0 192
Main_DCC_1 dcc_clksrc7_clk MAIN_PLL1.HSDIV6 1 DCC_CLKSRC1 8 0 19
Main_DCC_1 dcc_input00_clk HFOSC0 1 DCC_CLKSRC0 0 0 [19.2, 20, 24, 25, 26, 27]
Main_DCC_1 dcc_input01_clk HFOSC1 1 DCC_CLKSRC0 1 0 [19.2 - 27]
Main_DCC_1 dcc_input02_clk CLK_12M_RC 1 DCC_CLKSRC0 2 0 13
Main_DCC_1 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_DCC_2 dcc_input10_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 DCC_CLKSRC1 0 0 125
Main_DCC_2 dcc_clksrc0_clk MAIN_PLL2.HSDIV7 1 DCC_CLKSRC1 1 0 120
Main_DCC_2 dcc_clksrc1_clk MAIN_PLL1.HSDIV8 1 DCC_CLKSRC1 2 0 20
Main_DCC_2 dcc_clksrc2_clk MAIN_TIEOFF LOW 1 DCC_CLKSRC1 3 0
Main_DCC_2 dcc_clksrc3_clk MAIN_PLL2.HSDIV4 1 DCC_CLKSRC1 4 0 100
Main_DCC_2 dcc_clksrc4_clk MAIN_PLL2.HSDIV6 1 DCC_CLKSRC1 5 0 225
Main_DCC_2 dcc_clksrc5_clk MAIN_PLL2.HSDIV1 2 DCC_CLKSRC1 6 0 300
Main_DCC_2 dcc_clksrc6_clk MAIN_PLL2.HSDIV2 1 DCC_CLKSRC1 7 0 200
Main_DCC_2 dcc_clksrc7_clk MAIN_PLL3.HSDIV0 1 DCC_CLKSRC1 8 0 250
Main_DCC_2 dcc_input00_clk HFOSC0 1 DCC_CLKSRC0 0 0 [19.2, 20, 24, 25, 26, 27]
Main_DCC_2 dcc_input01_clk HFOSC1 1 DCC_CLKSRC0 1 0 [19.2 - 27]
Main_DCC_2 dcc_input02_clk CLK_12M_RC 1 DCC_CLKSRC0 2 0 13
Main_DCC_2 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_DCC_3 dcc_input10_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 DCC_CLKSRC1 0 0 125
Main_DCC_3 dcc_clksrc0_clk MAIN_PLL4.HSDIV0 1 DCC_CLKSRC1 1 0 197
Main_DCC_3 dcc_clksrc1_clk MAIN_PLL5.HSDIV0 2 DCC_CLKSRC1 2 0 344
Main_DCC_3 dcc_clksrc2_clk MAIN_PLL5.HSDIV1 2 DCC_CLKSRC1 3 0 275
Main_DCC_3 dcc_clksrc3_clk MAIN_PLL9.HSDIV0 4 DCC_CLKSRC1 4 0 500
Main_DCC_3 dcc_clksrc4_clk MAIN_TIEOFF LOW 1 DCC_CLKSRC1 5 0
Main_DCC_3 dcc_clksrc5_clk MAIN_PLL6.HSDIV0 4 DCC_CLKSRC1 6 0 200
Main_DCC_3 dcc_clksrc6_clk MAIN_PLL7.HSDIV0 4 DCC_CLKSRC1 7 0 250
Main_DCC_3 dcc_clksrc7_clk MAIN_PLL8.HSDIV0 4 DCC_CLKSRC1 8 0 500
Main_DCC_3 dcc_input00_clk HFOSC0 1 DCC_CLKSRC0 0 0 [19.2, 20, 24, 25, 26, 27]
Main_DCC_3 dcc_input01_clk HFOSC1 1 DCC_CLKSRC0 1 0 [19.2 - 27]
Main_DCC_3 dcc_input02_clk CLK_12M_RC 1 DCC_CLKSRC0 2 0 13
Main_DCC_3 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_DCC_4 dcc_input10_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 DCC_CLKSRC1 0 0 250
Main_DCC_4 dcc_clksrc0_clk MAIN_PLL0.HSDIV1 2 DCC_CLKSRC1 1 0 200
Main_DCC_4 dcc_clksrc1_clk MAIN_TIEOFF LOW 1 DCC_CLKSRC1 2 0
Main_DCC_4 dcc_clksrc2_clk MAIN_PLL12.HSDIV0 4 DCC_CLKSRC1 3 0 267
Main_DCC_4 dcc_clksrc3_clk MAIN_PLL26.HSDIV0 4 DCC_CLKSRC1 4 0 267
Main_DCC_4 dcc_clksrc4_clk MAIN_PLL14.HSDIV0 4 DCC_CLKSRC1 5 0 250
Main_DCC_4 dcc_clksrc5_clk MAIN_PLL14.HSDIV1 4 DCC_CLKSRC1 6 0 250
Main_DCC_4 dcc_clksrc6_clk MAIN_PLL27.HSDIV0 4 DCC_CLKSRC1 7 0 267
Main_DCC_4 dcc_clksrc7_clk MAIN_PLL16.HSDIV0 2 DCC_CLKSRC1 8 0 300
Main_DCC_4 dcc_input00_clk HFOSC0 1 DCC_CLKSRC0 0 0 [19.2, 20, 24, 25, 26, 27]
Main_DCC_4 dcc_input01_clk HFOSC1 1 DCC_CLKSRC0 1 0 [19.2 - 27]
Main_DCC_4 dcc_input02_clk CLK_12M_RC 1 DCC_CLKSRC0 2 0 13
Main_DCC_4 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_DCC_5 dcc_input10_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 DCC_CLKSRC1 0 0 500
Main_DCC_5 dcc_clksrc0_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 DCC_CLKSRC1 1 0 500
Main_DCC_5 dcc_clksrc1_clk MAIN_PLL19.HSDIV0 2 DCC_CLKSRC1 2 0 300
Main_DCC_5 dcc_clksrc2_clk MAIN_PLL17.HSDIV0 2 DCC_CLKSRC1 3 0 300
Main_DCC_5 dcc_clksrc3_clk MAIN_PLL25.HSDIV0 1 DCC_CLKSRC1 4 0 520
Main_DCC_5 dcc_clksrc4_clk MAIN_PLL25.HSDIV1 1 DCC_CLKSRC1 5 0 720
Main_DCC_5 dcc_clksrc5_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 DCC_CLKSRC1 6 0 500
Main_DCC_5 dcc_clksrc6_clk GPMC0_CLK 1 DCC_CLKSRC1 7 0
Main_DCC_5 dcc_clksrc7_clk MAIN_MCASP_4.MCASP_AHCLKX 1 DCC_CLKSRC1 8 0
Main_DCC_5 dcc_input00_clk HFOSC0 1 DCC_CLKSRC0 0 0 [19.2, 20, 24, 25, 26, 27]
Main_DCC_5 dcc_input01_clk HFOSC1 1 DCC_CLKSRC0 1 0 [19.2 - 27]
Main_DCC_5 dcc_input02_clk CLK_12M_RC 1 DCC_CLKSRC0 2 0 13
Main_DCC_5 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_DCC_6 dcc_input10_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 DCC_CLKSRC1 0 0 125
Main_DCC_6 dcc_clksrc0_clk MCASP0_ACLKX 1 DCC_CLKSRC1 1 0
Main_DCC_6 dcc_clksrc1_clk MCASP0_ACLKR 1 DCC_CLKSRC1 2 0
Main_DCC_6 dcc_clksrc2_clk MCASP1_ACLKX 1 DCC_CLKSRC1 3 0
Main_DCC_6 dcc_clksrc3_clk MCASP1_ACLKR 1 DCC_CLKSRC1 4 0
Main_DCC_6 dcc_clksrc4_clk MCASP2_ACLKX 1 DCC_CLKSRC1 5 0
Main_DCC_6 dcc_clksrc5_clk MCASP2_ACLKR 1 DCC_CLKSRC1 6 0
Main_DCC_6 dcc_clksrc6_clk MCASP3_ACLKX 1 DCC_CLKSRC1 7 0
Main_DCC_6 dcc_clksrc7_clk MCASP3_ACLKR 1 DCC_CLKSRC1 8 0
Main_DCC_6 dcc_input00_clk HFOSC0 1 DCC_CLKSRC0 0 0 [19.2, 20, 24, 25, 26, 27]
Main_DCC_6 dcc_input01_clk HFOSC1 1 DCC_CLKSRC0 1 0 [19.2 - 27]
Main_DCC_6 dcc_input02_clk CLK_12M_RC 1 DCC_CLKSRC0 2 0 13
Main_DCC_6 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_DCC_7 dcc_input10_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 DCC_CLKSRC1 0 0 250
Main_DCC_7 dcc_clksrc0_clk AUDIO_EXT_REFCLK0 1 DCC_CLKSRC1 1 0
Main_DCC_7 dcc_clksrc1_clk AUDIO_EXT_REFCLK1 1 DCC_CLKSRC1 2 0
Main_DCC_7 dcc_clksrc2_clk MAIN_PLL4.HSDIV2 4 DCC_CLKSRC1 3 0 49
Main_DCC_7 dcc_clksrc3_clk MAIN_TIEOFF LOW 1 DCC_CLKSRC1 4 0
Main_DCC_7 dcc_clksrc4_clk MAIN_TIEOFF LOW 1 DCC_CLKSRC1 5 0
Main_DCC_7 dcc_clksrc5_clk VOUT0_EXTPCLKIN 1 DCC_CLKSRC1 6 0
Main_DCC_7 dcc_clksrc6_clk MAIN_PLL2.HSDIV7 1 DCC_CLKSRC1 7 0 120
Main_DCC_7 dcc_clksrc7_clk CPTS0_RFT_CLK 1 DCC_CLKSRC1 8 0
Main_DCC_7 dcc_input00_clk HFOSC0 1 DCC_CLKSRC0 0 0 [19.2, 20, 24, 25, 26, 27]
Main_DCC_7 dcc_input01_clk HFOSC1 1 DCC_CLKSRC0 1 0 [19.2 - 27]
Main_DCC_7 dcc_input02_clk CLK_12M_RC 1 DCC_CLKSRC0 2 0 13
Main_DCC_7 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_DCC_8 dcc_input10_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 DCC_CLKSRC1 0 0 250
Main_DCC_8 dcc_clksrc0_clk CLK_32K 1 DCC_CLKSRC1 1 0 0.032000
Main_DCC_8 dcc_clksrc1_clk LFXOSC 1 DCC_CLKSRC1 2 0 0.032768
Main_DCC_8 dcc_clksrc2_clk MCU_EXT_REFCLK0 1 DCC_CLKSRC1 3 0 100
Main_DCC_8 dcc_clksrc3_clk MAIN_DPHY_RX_0.PPI_RX_BYTE_CLK 1 DCC_CLKSRC1 4 0
Main_DCC_8 dcc_clksrc4_clk MAIN_DPHY_RX_1.PPI_RX_BYTE_CLK 1 DCC_CLKSRC1 5 0
Main_DCC_8 dcc_clksrc5_clk MAIN_TIEOFF LOW 1 DCC_CLKSRC1 6 0
Main_DCC_8 dcc_clksrc6_clk MAIN_PLL3.HSDIV1 1 DCC_CLKSRC1 7 0 250
Main_DCC_8 dcc_clksrc7_clk MAIN_PLL3.HSDIV2 1 DCC_CLKSRC1 8 0 200
Main_DCC_8 dcc_input00_clk HFOSC0 1 DCC_CLKSRC0 0 0 [19.2, 20, 24, 25, 26, 27]
Main_DCC_8 dcc_input01_clk HFOSC1 1 DCC_CLKSRC0 1 0 [19.2 - 27]
Main_DCC_8 dcc_input02_clk CLK_12M_RC 1 DCC_CLKSRC0 2 0 13
Main_DCC_8 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_DCC_9 dcc_input10_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 DCC_CLKSRC1 0 0 250
Main_DCC_9 dcc_clksrc0_clk MAIN_PLL3.HSDIV3 1 DCC_CLKSRC1 1 0 250
Main_DCC_9 dcc_clksrc1_clk MAIN_PLL3.HSDIV4 1 DCC_CLKSRC1 2 0 156
Main_DCC_9 dcc_clksrc2_clk RMII_REF_CLK 1 DCC_CLKSRC1 3 0
Main_DCC_9 dcc_clksrc3_clk MAIN_MCASP_4.MCASP_AHCLKR 1 DCC_CLKSRC1 4 0
Main_DCC_9 dcc_clksrc4_clk RGMII1_RXC 1 DCC_CLKSRC1 5 0
Main_DCC_9 dcc_clksrc5_clk MAIN_PLL4.HSDIV1 1 DCC_CLKSRC1 6 0 294
Main_DCC_9 dcc_clksrc6_clk MAIN_PLL4.HSDIV2 1 DCC_CLKSRC1 7 0 197
Main_DCC_9 dcc_clksrc7_clk MAIN_TIEOFF LOW 1 DCC_CLKSRC1 8 0
Main_DCC_9 dcc_input00_clk HFOSC0 1 DCC_CLKSRC0 0 0 [19.2, 20, 24, 25, 26, 27]
Main_DCC_9 dcc_input01_clk HFOSC1 1 DCC_CLKSRC0 1 0 [19.2 - 27]
Main_DCC_9 dcc_input02_clk CLK_12M_RC 1 DCC_CLKSRC0 2 0 13
Main_DCC_9 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_DDR_EW_wrap_0 ddrss_cfg_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_DDR_EW_wrap_0 ddrss_ddr_pll_clk MAIN_PLL12.HSDIV0 1 1067
Main_DDR_EW_wrap_0 ddrss_io_ck DDR0_CKP 1
Main_DDR_EW_wrap_0 ddrss_io_ck_n DDR0_CKN 1
Main_DDR_EW_wrap_0 ddrss_vbus_clk MAIN_PLL7.HSDIV0 1 1000
Main_DDR_EW_wrap_0 pll_ctrl_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_DDR_EW_wrap_1 ddrss_cfg_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_DDR_EW_wrap_1 ddrss_ddr_pll_clk MAIN_PLL26.HSDIV0 1 1067
Main_DDR_EW_wrap_1 ddrss_io_ck DDR1_CKP 1
Main_DDR_EW_wrap_1 ddrss_io_ck_n DDR1_CKN 1
Main_DDR_EW_wrap_1 ddrss_vbus_clk MAIN_PLL7.HSDIV0 1 1000
Main_DDR_EW_wrap_1 pll_ctrl_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_DMPAC_0 main_clk MAIN_PLL25.HSDIV0 1 520
Main_DMPAC_0 psil_leaf_clk MAIN_PLL25.HSDIV0 1 520
Main_DMPAC_0 sde_clk MAIN_PLL25.HSDIV0 1 520
Main_DPHY_Rx_0 io_rx_cl_l_m CSI0_RXCLKN 1
Main_DPHY_Rx_0 io_rx_cl_l_p CSI0_RXCLKP 1
Main_DPHY_Rx_0 jtag_tck MAIN_TAP_BS_JTAG__CLK 1
Main_DPHY_Rx_0 main_clk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_DPHY_Rx_1 io_rx_cl_l_m CSI1_RXCLKN 1
Main_DPHY_Rx_1 io_rx_cl_l_p CSI1_RXCLKP 1
Main_DPHY_Rx_1 jtag_tck MAIN_TAP_BS_JTAG__CLK 1
Main_DPHY_Rx_1 main_clk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_DSS_0 dss_func_clk MAIN_PLL2.HSDIV1 1 600
Main_DSS_0 dss_inst0_dpi_0_in_2x_clk MAIN_PLL16.HSDIV0 1 DPI_0_PCLK_SEL 0 0 600
Main_DSS_0 dss_inst0_dpi_0_in_2x_clk MAIN_PLL16.HSDIV0 1 DPI_0_PCLK_SEL 1 0 600
Main_DSS_0 dss_inst0_dpi_0_in_2x_clk MAIN_PLL17.HSDIV0 1 DPI_0_PCLK_SEL 1 0 600
Main_DSS_0 dss_inst0_dpi_0_in_2x_clk MAIN_PLL19.HSDIV0 1 DPI_0_PCLK_SEL 1 0 600
Main_DSS_0 dss_inst0_dpi_0_in_2x_clk VOUT0_EXTPCLKIN 1 DPI_0_PCLK_SEL 1 0
Main_DSS_0 dss_inst0_dpi_0_in_2x_clk MAIN_PLL17.HSDIV0 1 DPI_1_PCLK_SEL 0 0 600
Main_DSS_0 dss_inst0_dpi_0_in_2x_clk MAIN_PLL19.HSDIV0 1 DPI_1_PCLK_SEL 1 0 600
Main_DSS_0 dss_inst0_dpi_0_in_2x_clk VOUT0_EXTPCLKIN 1 DPI_1_PCLK_SEL 1 0
Main_DSS_0 dss_inst0_dpi_0_in_2x_clk MAIN_PLL19.HSDIV0 1 DPI_1_PCLK_SEL 2 0 600
Main_DSS_0 dss_inst0_dpi_0_in_2x_clk VOUT0_EXTPCLKIN 1 DPI_1_PCLK_SEL 2 0
Main_DSS_0 dss_inst0_dpi_0_in_2x_clk MAIN_PLL16.HSDIV0 1 DPI_1_PCLK_SEL 3 0 600
Main_DSS_0 dss_inst0_dpi_0_in_2x_clk MAIN_PLL19.HSDIV0 1 DPI0_EXT_CLKSEL 0 0 600
Main_DSS_0 dss_inst0_dpi_0_in_2x_clk VOUT0_EXTPCLKIN 1 DPI0_EXT_CLKSEL 1 0
Main_DSS_0 dss_inst0_dpi_0_in_2x_clk DPI_0_PCLK 1 600
Main_DSS_0 dss_inst0_dpi_0_in_clk MAIN_PLL16.HSDIV0 2 DPI_0_PCLK_SEL 0 0 300
Main_DSS_0 dss_inst0_dpi_0_in_clk MAIN_PLL16.HSDIV0 2 DPI_0_PCLK_SEL 1 0 300
Main_DSS_0 dss_inst0_dpi_0_in_clk MAIN_PLL17.HSDIV0 2 DPI_0_PCLK_SEL 1 0 300
Main_DSS_0 dss_inst0_dpi_0_in_clk MAIN_PLL19.HSDIV0 2 DPI_0_PCLK_SEL 1 0 300
Main_DSS_0 dss_inst0_dpi_0_in_clk VOUT0_EXTPCLKIN 2 DPI_0_PCLK_SEL 1 0
Main_DSS_0 dss_inst0_dpi_0_in_clk MAIN_PLL17.HSDIV0 2 DPI_1_PCLK_SEL 0 0 300
Main_DSS_0 dss_inst0_dpi_0_in_clk MAIN_PLL19.HSDIV0 2 DPI_1_PCLK_SEL 1 0 300
Main_DSS_0 dss_inst0_dpi_0_in_clk VOUT0_EXTPCLKIN 2 DPI_1_PCLK_SEL 1 0
Main_DSS_0 dss_inst0_dpi_0_in_clk MAIN_PLL19.HSDIV0 2 DPI_1_PCLK_SEL 2 0 300
Main_DSS_0 dss_inst0_dpi_0_in_clk VOUT0_EXTPCLKIN 2 DPI_1_PCLK_SEL 2 0
Main_DSS_0 dss_inst0_dpi_0_in_clk MAIN_PLL16.HSDIV0 2 DPI_1_PCLK_SEL 3 0 300
Main_DSS_0 dss_inst0_dpi_0_in_clk MAIN_PLL19.HSDIV0 2 DPI0_EXT_CLKSEL 0 0 300
Main_DSS_0 dss_inst0_dpi_0_in_clk VOUT0_EXTPCLKIN 2 DPI0_EXT_CLKSEL 1 0
Main_DSS_0 dss_inst0_dpi_0_in_clk DPI_0_PCLK 2 300
Main_DSS_0 dss_inst0_dpi_1_in_2x_clk MAIN_PLL17.HSDIV0 1 DPI_1_PCLK_SEL 0 0 600
Main_DSS_0 dss_inst0_dpi_1_in_2x_clk MAIN_PLL19.HSDIV0 1 DPI_1_PCLK_SEL 1 0 600
Main_DSS_0 dss_inst0_dpi_1_in_2x_clk VOUT0_EXTPCLKIN 1 DPI_1_PCLK_SEL 1 0
Main_DSS_0 dss_inst0_dpi_1_in_2x_clk MAIN_PLL19.HSDIV0 1 DPI_1_PCLK_SEL 2 0 600
Main_DSS_0 dss_inst0_dpi_1_in_2x_clk VOUT0_EXTPCLKIN 1 DPI_1_PCLK_SEL 2 0
Main_DSS_0 dss_inst0_dpi_1_in_2x_clk MAIN_PLL16.HSDIV0 1 DPI_1_PCLK_SEL 3 0 600
Main_DSS_0 dss_inst0_dpi_1_in_2x_clk MAIN_PLL19.HSDIV0 1 DPI0_EXT_CLKSEL 0 0 600
Main_DSS_0 dss_inst0_dpi_1_in_2x_clk VOUT0_EXTPCLKIN 1 DPI0_EXT_CLKSEL 1 0
Main_DSS_0 dss_inst0_dpi_1_in_2x_clk DPI_1_PCLK 1 600
Main_DSS_0 dss_inst0_dpi_1_in_clk MAIN_TIEOFF LOW 1
Main_DSS_0 dss_inst0_dpi_2_in_2x_clk MAIN_PLL16.HSDIV0 1 DPI_2_PCLK_SEL 0 0 600
Main_DSS_0 dss_inst0_dpi_2_in_2x_clk MAIN_PLL17.HSDIV0 1 DPI_2_PCLK_SEL 1 0 600
Main_DSS_0 dss_inst0_dpi_2_in_2x_clk MAIN_PLL16.HSDIV0 1 DPI_2_PCLK_SEL1 0 0 600
Main_DSS_0 dss_inst0_dpi_2_in_2x_clk MAIN_PLL17.HSDIV0 1 DPI_2_PCLK_SEL1 0 0 600
Main_DSS_0 dss_inst0_dpi_2_in_2x_clk MAIN_PLL19.HSDIV0 1 DPI_2_PCLK_SEL1 1 0 600
Main_DSS_0 dss_inst0_dpi_2_in_2x_clk VOUT0_EXTPCLKIN 1 DPI_2_PCLK_SEL1 1 0
Main_DSS_0 dss_inst0_dpi_2_in_2x_clk MAIN_PLL19.HSDIV0 1 DPI0_EXT_CLKSEL 0 0 600
Main_DSS_0 dss_inst0_dpi_2_in_2x_clk VOUT0_EXTPCLKIN 1 DPI0_EXT_CLKSEL 1 0
Main_DSS_0 dss_inst0_dpi_2_in_2x_clk DPI_2_PCLK 1 600
Main_DSS_0 dss_inst0_dpi_2_in_clk MAIN_PLL16.HSDIV0 2 DPI_2_PCLK_SEL 0 0 300
Main_DSS_0 dss_inst0_dpi_2_in_clk MAIN_PLL17.HSDIV0 2 DPI_2_PCLK_SEL 1 0 300
Main_DSS_0 dss_inst0_dpi_2_in_clk MAIN_PLL16.HSDIV0 2 DPI_2_PCLK_SEL1 0 0 300
Main_DSS_0 dss_inst0_dpi_2_in_clk MAIN_PLL17.HSDIV0 2 DPI_2_PCLK_SEL1 0 0 300
Main_DSS_0 dss_inst0_dpi_2_in_clk MAIN_PLL19.HSDIV0 2 DPI_2_PCLK_SEL1 1 0 300
Main_DSS_0 dss_inst0_dpi_2_in_clk VOUT0_EXTPCLKIN 2 DPI_2_PCLK_SEL1 1 0
Main_DSS_0 dss_inst0_dpi_2_in_clk MAIN_PLL19.HSDIV0 2 DPI0_EXT_CLKSEL 0 0 300
Main_DSS_0 dss_inst0_dpi_2_in_clk VOUT0_EXTPCLKIN 2 DPI0_EXT_CLKSEL 1 0
Main_DSS_0 dss_inst0_dpi_2_in_clk DPI_2_PCLK 2 300
Main_DSS_0 dss_inst0_dpi_3_in_2x_clk MAIN_PLL19.HSDIV0 1 DPI_3_PCLK_SEL 3 0 600
Main_DSS_0 dss_inst0_dpi_3_in_2x_clk VOUT0_EXTPCLKIN 1 DPI_3_PCLK_SEL 3 0
Main_DSS_0 dss_inst0_dpi_3_in_2x_clk MAIN_PLL19.HSDIV0 1 DPI_3_PCLK_SEL 4 0 600
Main_DSS_0 dss_inst0_dpi_3_in_2x_clk VOUT0_EXTPCLKIN 1 DPI_3_PCLK_SEL 4 0
Main_DSS_0 dss_inst0_dpi_3_in_2x_clk MAIN_PLL19.HSDIV0 1 DPI_3_PCLK_SEL 5 0 600
Main_DSS_0 dss_inst0_dpi_3_in_2x_clk VOUT0_EXTPCLKIN 1 DPI_3_PCLK_SEL 5 0
Main_DSS_0 dss_inst0_dpi_3_in_2x_clk MAIN_PLL19.HSDIV0 1 DPI_3_PCLK_SEL 6 0 600
Main_DSS_0 dss_inst0_dpi_3_in_2x_clk VOUT0_EXTPCLKIN 1 DPI_3_PCLK_SEL 6 0
Main_DSS_0 dss_inst0_dpi_3_in_2x_clk MAIN_PLL19.HSDIV0 1 DPI_3_PCLK_SEL 7 0 600
Main_DSS_0 dss_inst0_dpi_3_in_2x_clk VOUT0_EXTPCLKIN 1 DPI_3_PCLK_SEL 7 0
Main_DSS_0 dss_inst0_dpi_3_in_2x_clk MAIN_PLL19.HSDIV0 1 DPI0_EXT_CLKSEL 0 0 600
Main_DSS_0 dss_inst0_dpi_3_in_2x_clk VOUT0_EXTPCLKIN 1 DPI0_EXT_CLKSEL 1 0
Main_DSS_0 dss_inst0_dpi_3_in_2x_clk DPI_3_PCLK 1 600
Main_DSS_0 dss_inst0_dpi_3_in_clk MAIN_TIEOFF LOW 1
Main_DSS_DSI_0 dphy_0_rx_esc_clk MAIN_SERDES_0.IP1_PPI_M_RXCLKESC_CLK 1
Main_DSS_DSI_0 dphy_0_tx_esc_clk MAIN_PLL1.HSDIV8 1 20
Main_DSS_DSI_0 dpi_0_clk MAIN_DSS_0.DSS_INST0_DPI_2_OUT_CLK 1
Main_DSS_DSI_0 pll_ctrl_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_DSS_DSI_0 ppi_0_TxByteClkHS_cl_clk MAIN_SERDES_0.IP1_PPI_TXBYTECLKHS_CL_CLK 1
Main_DSS_DSI_0 sys_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 DSI_DSS_CLK_SEL 0 0 250
Main_DSS_DSI_0 sys_clk MAIN_PLL2.HSDIV7 1 DSI_DSS_CLK_SEL 1 0 120
Main_DSS_DSI_1 dphy_0_rx_esc_clk MAIN_SERDES_1.IP1_PPI_M_RXCLKESC_CLK 1
Main_DSS_DSI_1 dphy_0_tx_esc_clk MAIN_PLL1.HSDIV8 1 20
Main_DSS_DSI_1 dpi_0_clk MAIN_DSS_0.DSS_INST0_DPI_1_OUT_CLK 1
Main_DSS_DSI_1 pll_ctrl_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_DSS_DSI_1 ppi_0_TxByteClkHS_cl_clk MAIN_SERDES_1.IP1_PPI_TXBYTECLKHS_CL_CLK 1
Main_DSS_DSI_1 sys_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 DSI_DSS_CLK_SEL 0 0 250
Main_DSS_DSI_1 sys_clk MAIN_PLL2.HSDIV7 1 DSI_DSS_CLK_SEL 1 0 120
Main_DSS_EDP_0 aif_i2s_clk MAIN_MCASP_4.MCASP_ACLKX 1
Main_DSS_EDP_0 dpi_0_2x_clk MAIN_TIEOFF LOW 1
Main_DSS_EDP_0 dpi_0_clk MAIN_TIEOFF LOW 1
Main_DSS_EDP_0 dpi_1_clk MAIN_TIEOFF LOW 1
Main_DSS_EDP_0 dpi_2_2x_clk MAIN_DSS_0.DSS_INST0_DPI_2_OUT_2X_CLK 1
Main_DSS_EDP_0 dpi_2_clk MAIN_DSS_0.DSS_INST0_DPI_0_OUT_CLK 1
Main_DSS_EDP_0 dpi_3_clk MAIN_DSS_0.DSS_INST0_DPI_1_OUT_CLK 1
Main_DSS_EDP_0 dpi_4_clk MAIN_DSS_0.DSS_INST0_DPI_2_OUT_CLK 1
Main_DSS_EDP_0 dpi_5_clk MAIN_DSS_0.DSS_INST0_DPI_3_OUT_CLK 1
Main_DSS_EDP_0 dptx_mod_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 eDP_DSS_CLK_SEL 0 0 125
Main_DSS_EDP_0 dptx_mod_clk MAIN_PLL2.HSDIV7 1 eDP_DSS_CLK_SEL 1 0 120
Main_DSS_EDP_0 phy_ln0_refclk MAIN_SERDES_0.IP1_LN0_REFCLK 1 eDP0_LN0_REFCLK 0 0
Main_DSS_EDP_0 phy_ln0_refclk MAIN_SERDES_0.IP1_LN2_REFCLK 1 eDP0_LN0_REFCLK 1 0
Main_DSS_EDP_0 phy_ln0_rxclk MAIN_SERDES_0.IP1_LN0_RXCLK 1 eDP0_LN0_RXCLK 0 0
Main_DSS_EDP_0 phy_ln0_rxclk MAIN_SERDES_0.IP1_LN2_RXCLK 1 eDP0_LN0_RXCLK 1 0
Main_DSS_EDP_0 phy_ln0_rxfclk MAIN_SERDES_0.IP1_LN0_RXFCLK 1 eDP0_LN0_RXFCLK 0 0
Main_DSS_EDP_0 phy_ln0_rxfclk MAIN_SERDES_0.IP1_LN2_RXFCLK 1 eDP0_LN0_RXFCLK 1 0
Main_DSS_EDP_0 phy_ln0_txfclk MAIN_SERDES_0.IP1_LN0_TXFCLK 1 eDP0_LN0_TXFCLK 0 0
Main_DSS_EDP_0 phy_ln0_txfclk MAIN_SERDES_0.IP1_LN2_TXFCLK 1 eDP0_LN0_TXFCLK 1 0
Main_DSS_EDP_0 phy_ln0_txmclk MAIN_SERDES_0.IP1_LN0_TXMCLK 1 eDP0_LN0_TXMCLK 0 0
Main_DSS_EDP_0 phy_ln0_txmclk MAIN_SERDES_0.IP1_LN2_TXMCLK 1 eDP0_LN0_TXMCLK 1 0
Main_DSS_EDP_0 phy_ln1_refclk MAIN_SERDES_0.IP1_LN1_REFCLK 1 eDP0_LN1_REFCLK 0 0
Main_DSS_EDP_0 phy_ln1_refclk MAIN_SERDES_0.IP1_LN3_REFCLK 1 eDP0_LN1_REFCLK 1 0
Main_DSS_EDP_0 phy_ln1_rxclk MAIN_SERDES_0.IP1_LN1_RXCLK 1 eDP0_LN1_RXCLK 0 0
Main_DSS_EDP_0 phy_ln1_rxclk MAIN_SERDES_0.IP1_LN3_RXCLK 1 eDP0_LN1_RXCLK 1 0
Main_DSS_EDP_0 phy_ln1_rxfclk MAIN_SERDES_0.IP1_LN1_RXFCLK 1 eDP0_LN1_RXFCLK 0 0
Main_DSS_EDP_0 phy_ln1_rxfclk MAIN_SERDES_0.IP1_LN3_RXFCLK 1 eDP0_LN1_RXFCLK 1 0
Main_DSS_EDP_0 phy_ln1_txfclk MAIN_SERDES_0.IP1_LN1_TXFCLK 1 eDP0_LN1_TXFCLK 0 0
Main_DSS_EDP_0 phy_ln1_txfclk MAIN_SERDES_0.IP1_LN3_TXFCLK 1 eDP0_LN1_TXFCLK 1 0
Main_DSS_EDP_0 phy_ln1_txmclk MAIN_SERDES_0.IP1_LN1_TXMCLK 1 eDP0_LN1_TXMCLK 0 0
Main_DSS_EDP_0 phy_ln1_txmclk MAIN_SERDES_0.IP1_LN3_TXMCLK 1 eDP0_LN1_TXMCLK 1 0
Main_DSS_EDP_0 phy_ln2_refclk MAIN_SERDES_0.IP1_LN2_REFCLK 1
Main_DSS_EDP_0 phy_ln2_rxclk MAIN_SERDES_0.IP1_LN2_RXCLK 1
Main_DSS_EDP_0 phy_ln2_rxfclk MAIN_SERDES_0.IP1_LN2_RXFCLK 1
Main_DSS_EDP_0 phy_ln2_txfclk MAIN_SERDES_0.IP1_LN2_TXFCLK 1
Main_DSS_EDP_0 phy_ln2_txmclk MAIN_SERDES_0.IP1_LN2_TXMCLK 1
Main_DSS_EDP_0 phy_ln3_refclk MAIN_SERDES_0.IP1_LN3_REFCLK 1
Main_DSS_EDP_0 phy_ln3_rxclk MAIN_SERDES_0.IP1_LN3_RXCLK 1
Main_DSS_EDP_0 phy_ln3_rxfclk MAIN_SERDES_0.IP1_LN3_RXFCLK 1
Main_DSS_EDP_0 phy_ln3_txfclk MAIN_SERDES_0.IP1_LN3_TXFCLK 1
Main_DSS_EDP_0 phy_ln3_txmclk MAIN_SERDES_0.IP1_LN3_TXMCLK 1
Main_DSS_EDP_0 pll_ctrl_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_ECAP_0 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_ECAP_1 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_ECAP_2 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_ELM_0 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_EMMC4_0 emmcsdss_io_clk_i MMC1_CLKLB 1 EMMCSD1_LB_CLKSEL 0 0
Main_EMMC4_0 emmcsdss_io_clk_i MMC1_CLK 1 EMMCSD1_LB_CLKSEL 1 0
Main_EMMC4_0 emmcsdss_vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_EMMC4_0 emmcsdss_xin_clk MAIN_PLL0.HSDIV2 1 EMMCSD_REFCLK_SEL 0 1 200
Main_EMMC4_0 emmcsdss_xin_clk MAIN_PLL1.HSDIV2 1 EMMCSD_REFCLK_SEL 1 1 192
Main_EMMC4_0 emmcsdss_xin_clk MAIN_PLL2.HSDIV2 1 EMMCSD_REFCLK_SEL 2 1 200
Main_EMMC4_0 emmcsdss_xin_clk MAIN_PLL3.HSDIV2 1 EMMCSD_REFCLK_SEL 3 1 200
Main_EMMC8_0 emmcss_vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_EMMC8_0 emmcss_xin_clk MAIN_PLL0.HSDIV2 1 EMMCSD_REFCLK_SEL 0 0 200
Main_EMMC8_0 emmcss_xin_clk MAIN_PLL1.HSDIV2 1 EMMCSD_REFCLK_SEL 1 0 192
Main_EMMC8_0 emmcss_xin_clk MAIN_PLL2.HSDIV2 1 EMMCSD_REFCLK_SEL 2 0 200
Main_EMMC8_0 emmcss_xin_clk MAIN_PLL3.HSDIV2 1 EMMCSD_REFCLK_SEL 3 0 200
Main_EPWM_0 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_EPWM_1 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_EPWM_2 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_EPWM_3 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_EPWM_4 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_EPWM_5 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_EQEP_0 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_EQEP_1 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_EQEP_2 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_ESM_0 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_GPIO_0 mmr_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_GPIO_2 mmr_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_GPIO_4 mmr_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_GPIO_6 mmr_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_GPMC_0 func_clk MAIN_PLL0.HSDIV3 1 gpmc_fclk_sel 0 0 133
Main_GPMC_0 func_clk MAIN_PLL2.HSDIV1 6 gpmc_fclk_sel 1 0 100
Main_GPMC_0 func_clk MAIN_PLL2.HSDIV1 4 gpmc_fclk_sel 2 0 150
Main_GPMC_0 func_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 gpmc_fclk_sel 3 0 125
Main_GPMC_0 func_clk GPMC_FCLK 1 150
Main_GPMC_0 pi_gpmc_ret_clk GPMC0_CLK 1
Main_GPMC_0 vbusm_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_GPU_0 fclk main_scan_test_clk 1
Main_GPU_0 gpu_pll_clk MAIN_PLL6.HSDIV0 1 800
Main_GPU_0 j7aep_gpu_bxs464_dust_fclk main_scan_test_clk 1
Main_GPU_0 j7aep_gpu_bxs464_rslc256_fclk main_scan_test_clk 1
Main_GPU_0 pll_ctrl_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_GTC_0 gtc_clk MAIN_PLL3.HSDIV1 1 GTC_CLK_MUX 0 0 250
Main_GTC_0 gtc_clk MAIN_PLL0.HSDIV6 1 GTC_CLK_MUX 1 0 250
Main_GTC_0 gtc_clk MCU_CPTS0_RFT_CLK 1 GTC_CLK_MUX 2 0
Main_GTC_0 gtc_clk CPTS0_RFT_CLK 1 GTC_CLK_MUX 3 0
Main_GTC_0 gtc_clk MCU_EXT_REFCLK0 1 GTC_CLK_MUX 4 0 100
Main_GTC_0 gtc_clk EXT_REFCLK1 1 GTC_CLK_MUX 5 0
Main_GTC_0 gtc_clk MAIN_SERDES_0.IP2_LN0_TXMCLK 1 GTC_CLK_MUX 6 0
Main_GTC_0 gtc_clk MAIN_SERDES_0.IP2_LN1_TXMCLK 1 GTC_CLK_MUX 7 0
Main_GTC_0 gtc_clk MAIN_SERDES_0.IP2_LN2_TXMCLK 1 GTC_CLK_MUX 8 0
Main_GTC_0 gtc_clk MAIN_SERDES_0.IP2_LN3_TXMCLK 1 GTC_CLK_MUX 9 0
Main_GTC_0 gtc_clk MCU_PLL2.HSDIV1 1 GTC_CLK_MUX 14 0 500
Main_GTC_0 gtc_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 GTC_CLK_MUX 15 0 500
Main_GTC_0 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_I2C_0 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_I2C_0 piscl I2C0_SCL 1
Main_I2C_0 pisys_clk MAIN_PLL1.HSDIV0 2 96
Main_I2C_1 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_I2C_1 piscl I2C1_SCL 1
Main_I2C_1 pisys_clk MAIN_PLL1.HSDIV0 2 96
Main_I2C_2 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_I2C_2 piscl I2C2_SCL 1
Main_I2C_2 pisys_clk MAIN_PLL1.HSDIV0 2 96
Main_I2C_3 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_I2C_3 piscl I2C3_SCL 1
Main_I2C_3 pisys_clk MAIN_PLL1.HSDIV0 2 96
Main_I2C_4 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_I2C_4 piscl I2C4_SCL 1
Main_I2C_4 pisys_clk MAIN_PLL1.HSDIV0 2 96
Main_I2C_5 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_I2C_5 piscl I2C5_SCL 1
Main_I2C_5 pisys_clk MAIN_PLL1.HSDIV0 2 96
Main_I2C_6 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_I2C_6 piscl I2C6_SCL 1
Main_I2C_6 pisys_clk MAIN_PLL1.HSDIV0 2 96
Main_MCANSS_0 mcanss_can_rxd MCAN0_RX 1
Main_MCANSS_0 mcanss_cclk_clk MAIN_PLL0.HSDIV4 1 MCAN_CLK_SEL 0 0 80
Main_MCANSS_0 mcanss_cclk_clk MCU_EXT_REFCLK0 1 MCAN_CLK_SEL 1 0 100
Main_MCANSS_0 mcanss_cclk_clk HFOSC1 1 MCAN_CLK_SEL 2 0 [19.2 - 27]
Main_MCANSS_0 mcanss_cclk_clk HFOSC0 1 MCAN_CLK_SEL 3 0 [19.2, 20, 24, 25, 26, 27]
Main_MCANSS_0 mcanss_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_MCANSS_1 mcanss_can_rxd MCAN1_RX 1
Main_MCANSS_1 mcanss_cclk_clk MAIN_PLL0.HSDIV4 1 MCAN_CLK_SEL 0 1 80
Main_MCANSS_1 mcanss_cclk_clk MCU_EXT_REFCLK0 1 MCAN_CLK_SEL 1 1 100
Main_MCANSS_1 mcanss_cclk_clk HFOSC1 1 MCAN_CLK_SEL 2 1 [19.2 - 27]
Main_MCANSS_1 mcanss_cclk_clk HFOSC0 1 MCAN_CLK_SEL 3 1 [19.2, 20, 24, 25, 26, 27]
Main_MCANSS_1 mcanss_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_MCANSS_2 mcanss_can_rxd MCAN2_RX 1
Main_MCANSS_2 mcanss_cclk_clk MAIN_PLL0.HSDIV4 1 MCAN_CLK_SEL 0 2 80
Main_MCANSS_2 mcanss_cclk_clk MCU_EXT_REFCLK0 1 MCAN_CLK_SEL 1 2 100
Main_MCANSS_2 mcanss_cclk_clk HFOSC1 1 MCAN_CLK_SEL 2 2 [19.2 - 27]
Main_MCANSS_2 mcanss_cclk_clk HFOSC0 1 MCAN_CLK_SEL 3 2 [19.2, 20, 24, 25, 26, 27]
Main_MCANSS_2 mcanss_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_MCANSS_3 mcanss_can_rxd MCAN3_RX 1
Main_MCANSS_3 mcanss_cclk_clk MAIN_PLL0.HSDIV4 1 MCAN_CLK_SEL 0 3 80
Main_MCANSS_3 mcanss_cclk_clk MCU_EXT_REFCLK0 1 MCAN_CLK_SEL 1 3 100
Main_MCANSS_3 mcanss_cclk_clk HFOSC1 1 MCAN_CLK_SEL 2 3 [19.2 - 27]
Main_MCANSS_3 mcanss_cclk_clk HFOSC0 1 MCAN_CLK_SEL 3 3 [19.2, 20, 24, 25, 26, 27]
Main_MCANSS_3 mcanss_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_MCANSS_4 mcanss_can_rxd MCAN4_RX 1
Main_MCANSS_4 mcanss_cclk_clk MAIN_PLL0.HSDIV4 1 MCAN_CLK_SEL 0 4 80
Main_MCANSS_4 mcanss_cclk_clk MCU_EXT_REFCLK0 1 MCAN_CLK_SEL 1 4 100
Main_MCANSS_4 mcanss_cclk_clk HFOSC1 1 MCAN_CLK_SEL 2 4 [19.2 - 27]
Main_MCANSS_4 mcanss_cclk_clk HFOSC0 1 MCAN_CLK_SEL 3 4 [19.2, 20, 24, 25, 26, 27]
Main_MCANSS_4 mcanss_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_MCANSS_5 mcanss_can_rxd MCAN5_RX 1
Main_MCANSS_5 mcanss_cclk_clk MAIN_PLL0.HSDIV4 1 MCAN_CLK_SEL 0 5 80
Main_MCANSS_5 mcanss_cclk_clk MCU_EXT_REFCLK0 1 MCAN_CLK_SEL 1 5 100
Main_MCANSS_5 mcanss_cclk_clk HFOSC1 1 MCAN_CLK_SEL 2 5 [19.2 - 27]
Main_MCANSS_5 mcanss_cclk_clk HFOSC0 1 MCAN_CLK_SEL 3 5 [19.2, 20, 24, 25, 26, 27]
Main_MCANSS_5 mcanss_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_MCANSS_6 mcanss_can_rxd MCAN6_RX 1
Main_MCANSS_6 mcanss_cclk_clk MAIN_PLL0.HSDIV4 1 MCAN_CLK_SEL 0 6 80
Main_MCANSS_6 mcanss_cclk_clk MCU_EXT_REFCLK0 1 MCAN_CLK_SEL 1 6 100
Main_MCANSS_6 mcanss_cclk_clk HFOSC1 1 MCAN_CLK_SEL 2 6 [19.2 - 27]
Main_MCANSS_6 mcanss_cclk_clk HFOSC0 1 MCAN_CLK_SEL 3 6 [19.2, 20, 24, 25, 26, 27]
Main_MCANSS_6 mcanss_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_MCANSS_7 mcanss_can_rxd MCAN7_RX 1
Main_MCANSS_7 mcanss_cclk_clk MAIN_PLL0.HSDIV4 1 MCAN_CLK_SEL 0 7 80
Main_MCANSS_7 mcanss_cclk_clk MCU_EXT_REFCLK0 1 MCAN_CLK_SEL 1 7 100
Main_MCANSS_7 mcanss_cclk_clk HFOSC1 1 MCAN_CLK_SEL 2 7 [19.2 - 27]
Main_MCANSS_7 mcanss_cclk_clk HFOSC0 1 MCAN_CLK_SEL 3 7 [19.2, 20, 24, 25, 26, 27]
Main_MCANSS_7 mcanss_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_MCANSS_8 mcanss_can_rxd MCAN8_RX 1
Main_MCANSS_8 mcanss_cclk_clk MAIN_PLL0.HSDIV4 1 MCAN_CLK_SEL 0 8 80
Main_MCANSS_8 mcanss_cclk_clk MCU_EXT_REFCLK0 1 MCAN_CLK_SEL 1 8 100
Main_MCANSS_8 mcanss_cclk_clk HFOSC1 1 MCAN_CLK_SEL 2 8 [19.2 - 27]
Main_MCANSS_8 mcanss_cclk_clk HFOSC0 1 MCAN_CLK_SEL 3 8 [19.2, 20, 24, 25, 26, 27]
Main_MCANSS_8 mcanss_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_MCANSS_9 mcanss_can_rxd MCAN9_RX 1
Main_MCANSS_9 mcanss_cclk_clk MAIN_PLL0.HSDIV4 1 MCAN_CLK_SEL 0 9 80
Main_MCANSS_9 mcanss_cclk_clk MCU_EXT_REFCLK0 1 MCAN_CLK_SEL 1 9 100
Main_MCANSS_9 mcanss_cclk_clk HFOSC1 1 MCAN_CLK_SEL 2 9 [19.2 - 27]
Main_MCANSS_9 mcanss_cclk_clk HFOSC0 1 MCAN_CLK_SEL 3 9 [19.2, 20, 24, 25, 26, 27]
Main_MCANSS_9 mcanss_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_MCANSS_10 mcanss_can_rxd MCAN10_RX 1
Main_MCANSS_10 mcanss_cclk_clk MAIN_PLL0.HSDIV4 1 MCAN_CLK_SEL 0 10 80
Main_MCANSS_10 mcanss_cclk_clk MCU_EXT_REFCLK0 1 MCAN_CLK_SEL 1 10 100
Main_MCANSS_10 mcanss_cclk_clk HFOSC1 1 MCAN_CLK_SEL 2 10 [19.2 - 27]
Main_MCANSS_10 mcanss_cclk_clk HFOSC0 1 MCAN_CLK_SEL 3 10 [19.2, 20, 24, 25, 26, 27]
Main_MCANSS_10 mcanss_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_MCANSS_11 mcanss_can_rxd MCAN11_RX 1
Main_MCANSS_11 mcanss_cclk_clk MAIN_PLL0.HSDIV4 1 MCAN_CLK_SEL 0 11 80
Main_MCANSS_11 mcanss_cclk_clk MCU_EXT_REFCLK0 1 MCAN_CLK_SEL 1 11 100
Main_MCANSS_11 mcanss_cclk_clk HFOSC1 1 MCAN_CLK_SEL 2 11 [19.2 - 27]
Main_MCANSS_11 mcanss_cclk_clk HFOSC0 1 MCAN_CLK_SEL 3 11 [19.2, 20, 24, 25, 26, 27]
Main_MCANSS_11 mcanss_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_MCANSS_12 mcanss_can_rxd MCAN12_RX 1
Main_MCANSS_12 mcanss_cclk_clk MAIN_PLL0.HSDIV4 1 MCAN_CLK_SEL 0 12 80
Main_MCANSS_12 mcanss_cclk_clk MCU_EXT_REFCLK0 1 MCAN_CLK_SEL 1 12 100
Main_MCANSS_12 mcanss_cclk_clk HFOSC1 1 MCAN_CLK_SEL 2 12 [19.2 - 27]
Main_MCANSS_12 mcanss_cclk_clk HFOSC0 1 MCAN_CLK_SEL 3 12 [19.2, 20, 24, 25, 26, 27]
Main_MCANSS_12 mcanss_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_MCANSS_13 mcanss_can_rxd MCAN13_RX 1
Main_MCANSS_13 mcanss_cclk_clk MAIN_PLL0.HSDIV4 1 MCAN_CLK_SEL 0 13 80
Main_MCANSS_13 mcanss_cclk_clk MCU_EXT_REFCLK0 1 MCAN_CLK_SEL 1 13 100
Main_MCANSS_13 mcanss_cclk_clk HFOSC1 1 MCAN_CLK_SEL 2 13 [19.2 - 27]
Main_MCANSS_13 mcanss_cclk_clk HFOSC0 1 MCAN_CLK_SEL 3 13 [19.2, 20, 24, 25, 26, 27]
Main_MCANSS_13 mcanss_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_MCANSS_14 mcanss_can_rxd MCAN14_RX 1
Main_MCANSS_14 mcanss_cclk_clk MAIN_PLL0.HSDIV4 1 MCAN_CLK_SEL 0 14 80
Main_MCANSS_14 mcanss_cclk_clk MCU_EXT_REFCLK0 1 MCAN_CLK_SEL 1 14 100
Main_MCANSS_14 mcanss_cclk_clk HFOSC1 1 MCAN_CLK_SEL 2 14 [19.2 - 27]
Main_MCANSS_14 mcanss_cclk_clk HFOSC0 1 MCAN_CLK_SEL 3 14 [19.2, 20, 24, 25, 26, 27]
Main_MCANSS_14 mcanss_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_MCANSS_15 mcanss_can_rxd MCAN15_RX 1
Main_MCANSS_15 mcanss_cclk_clk MAIN_PLL0.HSDIV4 1 MCAN_CLK_SEL 0 15 80
Main_MCANSS_15 mcanss_cclk_clk MCU_EXT_REFCLK0 1 MCAN_CLK_SEL 1 15 100
Main_MCANSS_15 mcanss_cclk_clk HFOSC1 1 MCAN_CLK_SEL 2 15 [19.2 - 27]
Main_MCANSS_15 mcanss_cclk_clk HFOSC0 1 MCAN_CLK_SEL 3 15 [19.2, 20, 24, 25, 26, 27]
Main_MCANSS_15 mcanss_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_MCANSS_16 mcanss_can_rxd MCAN16_RX 1
Main_MCANSS_16 mcanss_cclk_clk MAIN_PLL0.HSDIV4 1 MCAN_CLK_SEL 0 16 80
Main_MCANSS_16 mcanss_cclk_clk MCU_EXT_REFCLK0 1 MCAN_CLK_SEL 1 16 100
Main_MCANSS_16 mcanss_cclk_clk HFOSC1 1 MCAN_CLK_SEL 2 16 [19.2 - 27]
Main_MCANSS_16 mcanss_cclk_clk HFOSC0 1 MCAN_CLK_SEL 3 16 [19.2, 20, 24, 25, 26, 27]
Main_MCANSS_16 mcanss_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_MCANSS_17 mcanss_can_rxd MCAN17_RX 1
Main_MCANSS_17 mcanss_cclk_clk MAIN_PLL0.HSDIV4 1 MCAN_CLK_SEL 0 17 80
Main_MCANSS_17 mcanss_cclk_clk MCU_EXT_REFCLK0 1 MCAN_CLK_SEL 1 17 100
Main_MCANSS_17 mcanss_cclk_clk HFOSC1 1 MCAN_CLK_SEL 2 17 [19.2 - 27]
Main_MCANSS_17 mcanss_cclk_clk HFOSC0 1 MCAN_CLK_SEL 3 17 [19.2, 20, 24, 25, 26, 27]
Main_MCANSS_17 mcanss_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_MCASP_0 aux_clk MAIN_PLL4.HSDIV0 1 McASP_AUXCLK_SEL 0 0 197
Main_MCASP_0 aux_clk MAIN_PLL2.HSDIV2 1 McASP_AUXCLK_SEL 1 0 200
Main_MCASP_0 aux_clk MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT[0] 1 McASP_AUXCLK_SEL 4 0
Main_MCASP_0 aux_clk MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT[1] 1 McASP_AUXCLK_SEL 5 0
Main_MCASP_0 aux_clk MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT[2] 1 McASP_AUXCLK_SEL 6 0
Main_MCASP_0 aux_clk MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT[3] 1 McASP_AUXCLK_SEL 7 0
Main_MCASP_0 mcasp_aclkr_pin MCASP0_ACLKR 1
Main_MCASP_0 mcasp_aclkx_pin MCASP0_ACLKX 1
Main_MCASP_0 mcasp_ahclkr_pin HFOSC1 1 mcasp_ahclkr_mux 0 0 [19.2 - 27]
Main_MCASP_0 mcasp_ahclkr_pin HFOSC0 1 mcasp_ahclkr_mux 1 0 [19.2, 20, 24, 25, 26, 27]
Main_MCASP_0 mcasp_ahclkr_pin AUDIO_EXT_REFCLK0 1 mcasp_ahclkr_mux 2 0
Main_MCASP_0 mcasp_ahclkr_pin AUDIO_EXT_REFCLK1 1 mcasp_ahclkr_mux 3 0
Main_MCASP_0 mcasp_ahclkr_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT[0] 1 mcasp_ahclkr_mux 8 0
Main_MCASP_0 mcasp_ahclkr_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT[1] 1 mcasp_ahclkr_mux 9 0
Main_MCASP_0 mcasp_ahclkr_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT[2] 1 mcasp_ahclkr_mux 10 0
Main_MCASP_0 mcasp_ahclkr_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT[3] 1 mcasp_ahclkr_mux 11 0
Main_MCASP_0 mcasp_ahclkx_pin HFOSC1 1 mcasp_ahclkx_mux 0 0 [19.2 - 27]
Main_MCASP_0 mcasp_ahclkx_pin HFOSC0 1 mcasp_ahclkx_mux 1 0 [19.2, 20, 24, 25, 26, 27]
Main_MCASP_0 mcasp_ahclkx_pin AUDIO_EXT_REFCLK0 1 mcasp_ahclkx_mux 2 0
Main_MCASP_0 mcasp_ahclkx_pin AUDIO_EXT_REFCLK1 1 mcasp_ahclkx_mux 3 0
Main_MCASP_0 mcasp_ahclkx_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT[0] 1 mcasp_ahclkx_mux 8 0
Main_MCASP_0 mcasp_ahclkx_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT[1] 1 mcasp_ahclkx_mux 9 0
Main_MCASP_0 mcasp_ahclkx_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT[2] 1 mcasp_ahclkx_mux 10 0
Main_MCASP_0 mcasp_ahclkx_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT[3] 1 mcasp_ahclkx_mux 11 0
Main_MCASP_0 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_MCASP_1 aux_clk MAIN_PLL4.HSDIV0 1 McASP_AUXCLK_SEL 0 1 197
Main_MCASP_1 aux_clk MAIN_PLL2.HSDIV2 1 McASP_AUXCLK_SEL 1 1 200
Main_MCASP_1 aux_clk MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 McASP_AUXCLK_SEL 4 1
Main_MCASP_1 aux_clk MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 McASP_AUXCLK_SEL 5 1
Main_MCASP_1 aux_clk MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 McASP_AUXCLK_SEL 6 1
Main_MCASP_1 aux_clk MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 McASP_AUXCLK_SEL 7 1
Main_MCASP_1 mcasp_aclkr_pin MCASP1_ACLKR 1
Main_MCASP_1 mcasp_aclkx_pin MCASP1_ACLKX 1
Main_MCASP_1 mcasp_ahclkr_pin HFOSC1 1 mcasp_ahclkr_mux 0 1 [19.2 - 27]
Main_MCASP_1 mcasp_ahclkr_pin HFOSC0 1 mcasp_ahclkr_mux 1 1 [19.2, 20, 24, 25, 26, 27]
Main_MCASP_1 mcasp_ahclkr_pin AUDIO_EXT_REFCLK0 1 mcasp_ahclkr_mux 2 1
Main_MCASP_1 mcasp_ahclkr_pin AUDIO_EXT_REFCLK1 1 mcasp_ahclkr_mux 3 1
Main_MCASP_1 mcasp_ahclkr_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkr_mux 8 1
Main_MCASP_1 mcasp_ahclkr_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkr_mux 9 1
Main_MCASP_1 mcasp_ahclkr_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkr_mux 10 1
Main_MCASP_1 mcasp_ahclkr_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkr_mux 11 1
Main_MCASP_1 mcasp_ahclkx_pin HFOSC1 1 mcasp_ahclkx_mux 0 1 [19.2 - 27]
Main_MCASP_1 mcasp_ahclkx_pin HFOSC0 1 mcasp_ahclkx_mux 1 1 [19.2, 20, 24, 25, 26, 27]
Main_MCASP_1 mcasp_ahclkx_pin AUDIO_EXT_REFCLK0 1 mcasp_ahclkx_mux 2 1
Main_MCASP_1 mcasp_ahclkx_pin AUDIO_EXT_REFCLK1 1 mcasp_ahclkx_mux 3 1
Main_MCASP_1 mcasp_ahclkx_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkx_mux 8 1
Main_MCASP_1 mcasp_ahclkx_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkx_mux 9 1
Main_MCASP_1 mcasp_ahclkx_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkx_mux 10 1
Main_MCASP_1 mcasp_ahclkx_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkx_mux 11 1
Main_MCASP_1 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_MCASP_2 aux_clk MAIN_PLL4.HSDIV0 1 McASP_AUXCLK_SEL 0 2 197
Main_MCASP_2 aux_clk MAIN_PLL2.HSDIV2 1 McASP_AUXCLK_SEL 1 2 200
Main_MCASP_2 aux_clk MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 McASP_AUXCLK_SEL 4 2
Main_MCASP_2 aux_clk MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 McASP_AUXCLK_SEL 5 2
Main_MCASP_2 aux_clk MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 McASP_AUXCLK_SEL 6 2
Main_MCASP_2 aux_clk MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 McASP_AUXCLK_SEL 7 2
Main_MCASP_2 mcasp_aclkr_pin MCASP2_ACLKR 1
Main_MCASP_2 mcasp_aclkx_pin MCASP2_ACLKX 1
Main_MCASP_2 mcasp_ahclkr_pin HFOSC1 1 mcasp_ahclkr_mux 0 2 [19.2 - 27]
Main_MCASP_2 mcasp_ahclkr_pin HFOSC0 1 mcasp_ahclkr_mux 1 2 [19.2, 20, 24, 25, 26, 27]
Main_MCASP_2 mcasp_ahclkr_pin AUDIO_EXT_REFCLK0 1 mcasp_ahclkr_mux 2 2
Main_MCASP_2 mcasp_ahclkr_pin AUDIO_EXT_REFCLK1 1 mcasp_ahclkr_mux 3 2
Main_MCASP_2 mcasp_ahclkr_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkr_mux 8 2
Main_MCASP_2 mcasp_ahclkr_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkr_mux 9 2
Main_MCASP_2 mcasp_ahclkr_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkr_mux 10 2
Main_MCASP_2 mcasp_ahclkr_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkr_mux 11 2
Main_MCASP_2 mcasp_ahclkx_pin HFOSC1 1 mcasp_ahclkx_mux 0 2 [19.2 - 27]
Main_MCASP_2 mcasp_ahclkx_pin HFOSC0 1 mcasp_ahclkx_mux 1 2 [19.2, 20, 24, 25, 26, 27]
Main_MCASP_2 mcasp_ahclkx_pin AUDIO_EXT_REFCLK0 1 mcasp_ahclkx_mux 2 2
Main_MCASP_2 mcasp_ahclkx_pin AUDIO_EXT_REFCLK1 1 mcasp_ahclkx_mux 3 2
Main_MCASP_2 mcasp_ahclkx_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkx_mux 8 2
Main_MCASP_2 mcasp_ahclkx_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkx_mux 9 2
Main_MCASP_2 mcasp_ahclkx_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkx_mux 10 2
Main_MCASP_2 mcasp_ahclkx_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkx_mux 11 2
Main_MCASP_2 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_MCASP_3 aux_clk MAIN_PLL4.HSDIV0 1 McASP_AUXCLK_SEL 0 3 197
Main_MCASP_3 aux_clk MAIN_PLL2.HSDIV2 1 McASP_AUXCLK_SEL 1 3 200
Main_MCASP_3 aux_clk MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 McASP_AUXCLK_SEL 4 3
Main_MCASP_3 aux_clk MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 McASP_AUXCLK_SEL 5 3
Main_MCASP_3 aux_clk MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 McASP_AUXCLK_SEL 6 3
Main_MCASP_3 aux_clk MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 McASP_AUXCLK_SEL 7 3
Main_MCASP_3 mcasp_aclkr_pin MCASP3_ACLKR 1
Main_MCASP_3 mcasp_aclkx_pin MCASP3_ACLKX 1
Main_MCASP_3 mcasp_ahclkr_pin HFOSC1 1 mcasp_ahclkr_mux 0 3 [19.2 - 27]
Main_MCASP_3 mcasp_ahclkr_pin HFOSC0 1 mcasp_ahclkr_mux 1 3 [19.2, 20, 24, 25, 26, 27]
Main_MCASP_3 mcasp_ahclkr_pin AUDIO_EXT_REFCLK0 1 mcasp_ahclkr_mux 2 3
Main_MCASP_3 mcasp_ahclkr_pin AUDIO_EXT_REFCLK1 1 mcasp_ahclkr_mux 3 3
Main_MCASP_3 mcasp_ahclkr_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkr_mux 8 3
Main_MCASP_3 mcasp_ahclkr_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkr_mux 9 3
Main_MCASP_3 mcasp_ahclkr_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkr_mux 10 3
Main_MCASP_3 mcasp_ahclkr_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkr_mux 11 3
Main_MCASP_3 mcasp_ahclkx_pin HFOSC1 1 mcasp_ahclkx_mux 0 3 [19.2 - 27]
Main_MCASP_3 mcasp_ahclkx_pin HFOSC0 1 mcasp_ahclkx_mux 1 3 [19.2, 20, 24, 25, 26, 27]
Main_MCASP_3 mcasp_ahclkx_pin AUDIO_EXT_REFCLK0 1 mcasp_ahclkx_mux 2 3
Main_MCASP_3 mcasp_ahclkx_pin AUDIO_EXT_REFCLK1 1 mcasp_ahclkx_mux 3 3
Main_MCASP_3 mcasp_ahclkx_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkx_mux 8 3
Main_MCASP_3 mcasp_ahclkx_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkx_mux 9 3
Main_MCASP_3 mcasp_ahclkx_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkx_mux 10 3
Main_MCASP_3 mcasp_ahclkx_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkx_mux 11 3
Main_MCASP_3 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_MCASP_4 aux_clk MAIN_PLL4.HSDIV0 1 McASP_AUXCLK_SEL 0 4 197
Main_MCASP_4 aux_clk MAIN_PLL2.HSDIV2 1 McASP_AUXCLK_SEL 1 4 200
Main_MCASP_4 aux_clk MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 McASP_AUXCLK_SEL 4 4
Main_MCASP_4 aux_clk MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 McASP_AUXCLK_SEL 5 4
Main_MCASP_4 aux_clk MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 McASP_AUXCLK_SEL 6 4
Main_MCASP_4 aux_clk MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 McASP_AUXCLK_SEL 7 4
Main_MCASP_4 mcasp_aclkr_pin MCASP4_ACLKR 1
Main_MCASP_4 mcasp_aclkx_pin MCASP4_ACLKX 1
Main_MCASP_4 mcasp_ahclkr_pin HFOSC1 1 mcasp_ahclkr_mux 0 4 [19.2 - 27]
Main_MCASP_4 mcasp_ahclkr_pin HFOSC0 1 mcasp_ahclkr_mux 1 4 [19.2, 20, 24, 25, 26, 27]
Main_MCASP_4 mcasp_ahclkr_pin AUDIO_EXT_REFCLK0 1 mcasp_ahclkr_mux 2 4
Main_MCASP_4 mcasp_ahclkr_pin AUDIO_EXT_REFCLK1 1 mcasp_ahclkr_mux 3 4
Main_MCASP_4 mcasp_ahclkr_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkr_mux 8 4
Main_MCASP_4 mcasp_ahclkr_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkr_mux 9 4
Main_MCASP_4 mcasp_ahclkr_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkr_mux 10 4
Main_MCASP_4 mcasp_ahclkr_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkr_mux 11 4
Main_MCASP_4 mcasp_ahclkx_pin HFOSC1 1 mcasp_ahclkx_mux 0 4 [19.2 - 27]
Main_MCASP_4 mcasp_ahclkx_pin HFOSC0 1 mcasp_ahclkx_mux 1 4 [19.2, 20, 24, 25, 26, 27]
Main_MCASP_4 mcasp_ahclkx_pin AUDIO_EXT_REFCLK0 1 mcasp_ahclkx_mux 2 4
Main_MCASP_4 mcasp_ahclkx_pin AUDIO_EXT_REFCLK1 1 mcasp_ahclkx_mux 3 4
Main_MCASP_4 mcasp_ahclkx_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkx_mux 8 4
Main_MCASP_4 mcasp_ahclkx_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkx_mux 9 4
Main_MCASP_4 mcasp_ahclkx_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkx_mux 10 4
Main_MCASP_4 mcasp_ahclkx_pin MAIN_ATL_0.ATL_IO_PORT_ATCLK_OUT 1 mcasp_ahclkx_mux 11 4
Main_MCASP_4 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_NAVSS_0 cpts_rclk_clk MAIN_PLL3.HSDIV1 1 NAVSS_CPTS_RCLK_SEL 0 0 250
Main_NAVSS_0 cpts_rclk_clk MAIN_PLL0.HSDIV6 1 NAVSS_CPTS_RCLK_SEL 1 0 250
Main_NAVSS_0 cpts_rclk_clk MCU_CPTS0_RFT_CLK 1 NAVSS_CPTS_RCLK_SEL 2 0
Main_NAVSS_0 cpts_rclk_clk CPTS0_RFT_CLK 1 NAVSS_CPTS_RCLK_SEL 3 0
Main_NAVSS_0 cpts_rclk_clk MCU_EXT_REFCLK0 1 NAVSS_CPTS_RCLK_SEL 4 0 100
Main_NAVSS_0 cpts_rclk_clk EXT_REFCLK1 1 NAVSS_CPTS_RCLK_SEL 5 0
Main_NAVSS_0 cpts_rclk_clk MAIN_SERDES_0.IP2_LN0_TXMCLK 1 NAVSS_CPTS_RCLK_SEL 6 0
Main_NAVSS_0 cpts_rclk_clk MAIN_SERDES_0.IP2_LN1_TXMCLK 1 NAVSS_CPTS_RCLK_SEL 7 0
Main_NAVSS_0 cpts_rclk_clk MAIN_SERDES_0.IP2_LN2_TXMCLK 1 NAVSS_CPTS_RCLK_SEL 8 0
Main_NAVSS_0 cpts_rclk_clk MAIN_SERDES_0.IP2_LN3_TXMCLK 1 NAVSS_CPTS_RCLK_SEL 9 0
Main_NAVSS_0 cpts_rclk_clk MCU_PLL2.HSDIV1 1 NAVSS_CPTS_RCLK_SEL 14 0 500
Main_NAVSS_0 cpts_rclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 NAVSS_CPTS_RCLK_SEL 15 0 500
Main_NAVSS_0 modss_vd2clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_NAVSS_0 nbss_vclk MAIN_PLL7.HSDIV0 1 1000
Main_NAVSS_0 nbss_vd2clk MAIN_PLL7.HSDIV0 2 500
Main_NAVSS_0 pdma_main_debug_clk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_NAVSS_0 pdma_main_misc_clk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_NAVSS_0 pdma_main_usart_clk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_NAVSS_0 udmass_vd2clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_NAVSS_0 virtss_vd2clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_NBSS_0 clk MAIN_PLL7.HSDIV0 2 500
Main_PCIe_0 pcie_cba_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_PCIe_0 pcie_cpts_rclk_clk MAIN_PLL3.HSDIV1 1 PCIEn_CPTS_RCLK_MUX 0 1 250
Main_PCIe_0 pcie_cpts_rclk_clk MAIN_PLL0.HSDIV6 1 PCIEn_CPTS_RCLK_MUX 1 1 250
Main_PCIe_0 pcie_cpts_rclk_clk MCU_CPTS0_RFT_CLK 1 PCIEn_CPTS_RCLK_MUX 2 1
Main_PCIe_0 pcie_cpts_rclk_clk CPTS0_RFT_CLK 1 PCIEn_CPTS_RCLK_MUX 3 1
Main_PCIe_0 pcie_cpts_rclk_clk MCU_EXT_REFCLK0 1 PCIEn_CPTS_RCLK_MUX 4 1 100
Main_PCIe_0 pcie_cpts_rclk_clk EXT_REFCLK1 1 PCIEn_CPTS_RCLK_MUX 5 1
Main_PCIe_0 pcie_cpts_rclk_clk MAIN_SERDES_0.IP2_LN0_TXMCLK 1 PCIEn_CPTS_RCLK_MUX 6 1
Main_PCIe_0 pcie_cpts_rclk_clk MAIN_SERDES_0.IP2_LN1_TXMCLK 1 PCIEn_CPTS_RCLK_MUX 7 1
Main_PCIe_0 pcie_cpts_rclk_clk MAIN_SERDES_0.IP2_LN2_TXMCLK 1 PCIEn_CPTS_RCLK_MUX 8 1
Main_PCIe_0 pcie_cpts_rclk_clk MAIN_SERDES_0.IP2_LN3_TXMCLK 1 PCIEn_CPTS_RCLK_MUX 9 1
Main_PCIe_0 pcie_cpts_rclk_clk MCU_PLL2.HSDIV1 1 PCIEn_CPTS_RCLK_MUX 14 1 500
Main_PCIe_0 pcie_cpts_rclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 PCIEn_CPTS_RCLK_MUX 15 1 500
Main_PCIe_0 pcie_lane0_refclk MAIN_SERDES_0.IP2_LN0_REFCLK 1
Main_PCIe_0 pcie_lane0_rxclk MAIN_SERDES_0.IP2_LN0_RXCLK 1
Main_PCIe_0 pcie_lane0_rxfclk MAIN_SERDES_0.IP2_LN0_RXFCLK 1
Main_PCIe_0 pcie_lane0_txfclk MAIN_SERDES_0.IP2_LN0_TXFCLK 1
Main_PCIe_0 pcie_lane0_txmclk MAIN_SERDES_0.IP2_LN0_TXMCLK 1
Main_PCIe_0 pcie_lane1_refclk MAIN_SERDES_0.IP2_LN1_REFCLK 1
Main_PCIe_0 pcie_lane1_rxclk MAIN_SERDES_0.IP2_LN1_RXCLK 1
Main_PCIe_0 pcie_lane1_rxfclk MAIN_SERDES_0.IP2_LN1_RXFCLK 1
Main_PCIe_0 pcie_lane1_txfclk MAIN_SERDES_0.IP2_LN1_TXFCLK 1
Main_PCIe_0 pcie_lane1_txmclk MAIN_SERDES_0.IP2_LN1_TXMCLK 1
Main_PCIe_0 pcie_lane2_refclk MAIN_SERDES_0.IP2_LN2_REFCLK 1
Main_PCIe_0 pcie_lane2_rxclk MAIN_SERDES_0.IP2_LN2_RXCLK 1
Main_PCIe_0 pcie_lane2_rxfclk MAIN_SERDES_0.IP2_LN2_RXFCLK 1
Main_PCIe_0 pcie_lane2_txfclk MAIN_SERDES_0.IP2_LN2_TXFCLK 1
Main_PCIe_0 pcie_lane2_txmclk MAIN_SERDES_0.IP2_LN2_TXMCLK 1
Main_PCIe_0 pcie_lane3_refclk MAIN_SERDES_0.IP2_LN3_REFCLK 1
Main_PCIe_0 pcie_lane3_rxclk MAIN_SERDES_0.IP2_LN3_RXCLK 1
Main_PCIe_0 pcie_lane3_rxfclk MAIN_SERDES_0.IP2_LN3_RXFCLK 1
Main_PCIe_0 pcie_lane3_txfclk MAIN_SERDES_0.IP2_LN3_TXFCLK 1
Main_PCIe_0 pcie_lane3_txmclk MAIN_SERDES_0.IP2_LN3_TXMCLK 1
Main_PCIe_0 pcie_pm_clk CLK_12M_RC 1 13
Main_PCIe_0 pcie_pm_clk RCOSC 1
Main_PDMA_CPSW_0 main_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_PDMA_Debug_0 main_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_PDMA_Debug_G0 vclk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_PDMA_Debug_G1 vclk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_PDMA_MCAN_0 vclk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_PDMA_McASP_0 vclk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_PDMA_SPI_G0 vclk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_PDMA_SPI_G1 vclk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_PDMA_UART_0 main_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_PDMA_UART_G0 vclk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_PDMA_UART_G1 vclk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_PDMA_UART_G2 vclk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_Pulsar_0 cpu0_clk MAIN_PLL14.HSDIV0 1 1000
Main_Pulsar_0 cpu1_clk MAIN_PLL14.HSDIV0 1 1000
Main_Pulsar_0 interface0_clk MAIN_PLL14.HSDIV0 1 1000
Main_Pulsar_0 interface0_phase MAIN_TIEOFF HIGH 1
Main_Pulsar_0 interface1_clk MAIN_PLL14.HSDIV0 1 1000
Main_Pulsar_0 interface1_phase MAIN_TIEOFF HIGH 1
Main_Pulsar_1 cpu0_clk MAIN_PLL14.HSDIV1 1 1000
Main_Pulsar_1 cpu1_clk MAIN_PLL14.HSDIV1 1 1000
Main_Pulsar_1 interface0_clk MAIN_PLL14.HSDIV1 1 1000
Main_Pulsar_1 interface0_phase MAIN_TIEOFF HIGH 1
Main_Pulsar_1 interface1_clk MAIN_PLL14.HSDIV1 1 1000
Main_Pulsar_1 interface1_phase MAIN_TIEOFF HIGH 1
Main_RTI_A72_0 rti_clk HFOSC0 1 MAIN_WWDT_RTICLK_SEL 0 0 [19.2, 20, 24, 25, 26, 27]
Main_RTI_A72_0 rti_clk LFXOSC 1 MAIN_WWDT_RTICLK_SEL 1 0 0.032768
Main_RTI_A72_0 rti_clk RCOSC 1 MAIN_WWDT_RTICLK_SEL 2 0
Main_RTI_A72_0 rti_clk CLK_32K 1 MAIN_WWDT_RTICLK_SEL 3 0 0.032000
Main_RTI_A72_0 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 4 0 [19.2 - 27]
Main_RTI_A72_0 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 5 0 [19.2 - 27]
Main_RTI_A72_0 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 6 0 [19.2 - 27]
Main_RTI_A72_0 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 7 0 [19.2 - 27]
Main_RTI_A72_0 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_RTI_A72_1 rti_clk HFOSC0 1 MAIN_WWDT_RTICLK_SEL 0 1 [19.2, 20, 24, 25, 26, 27]
Main_RTI_A72_1 rti_clk LFXOSC 1 MAIN_WWDT_RTICLK_SEL 1 1 0.032768
Main_RTI_A72_1 rti_clk RCOSC 1 MAIN_WWDT_RTICLK_SEL 2 1
Main_RTI_A72_1 rti_clk CLK_32K 1 MAIN_WWDT_RTICLK_SEL 3 1 0.032000
Main_RTI_A72_1 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 4 1 [19.2 - 27]
Main_RTI_A72_1 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 5 1 [19.2 - 27]
Main_RTI_A72_1 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 6 1 [19.2 - 27]
Main_RTI_A72_1 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 7 1 [19.2 - 27]
Main_RTI_A72_1 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_SerDes_0 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_SerDes_0 dphy_ref_clk HFOSC0 1 DPHY_CLK_SEL 0 0 [19.2, 20, 24, 25, 26, 27]
Main_SerDes_0 dphy_ref_clk HFOSC1 1 DPHY_CLK_SEL 1 0 [19.2 - 27]
Main_SerDes_0 dphy_ref_clk MAIN_PLL3.HSDIV4 1 DPHY_CLK_SEL 2 0 156
Main_SerDes_0 dphy_ref_clk MAIN_PLL2.HSDIV4 1 DPHY_CLK_SEL 3 0 100
Main_SerDes_0 ip1_ppi_M_TxClkEsc_clk MAIN_PLL1.HSDIV8 1 20
Main_SerDes_0 ip2_ppi_M_TxClkEsc_clk MAIN_PLL1.HSDIV8 1 20
Main_SerDes_0 ip3_ppi_M_TxClkEsc_clk MAIN_TIEOFF LOW 1
Main_SerDes_0 ip4_ppi_M_TxClkEsc_clk MAIN_TIEOFF LOW 1
Main_SerDes_0 psm_clk MAIN_PLL1.HSDIV8 1 20
Main_SerDes_0 tap_tck MAIN_TAP_BS_JTAG__CLK 1
Main_RTI_C7x_0 rti_clk HFOSC0 1 MAIN_WWDT_RTICLK_SEL 0 16 [19.2, 20, 24, 25, 26, 27]
Main_RTI_C7x_0 rti_clk LFXOSC 1 MAIN_WWDT_RTICLK_SEL 1 16 0.032768
Main_RTI_C7x_0 rti_clk RCOSC 1 MAIN_WWDT_RTICLK_SEL 2 16
Main_RTI_C7x_0 rti_clk CLK_32K 1 MAIN_WWDT_RTICLK_SEL 3 16 0.032000
Main_RTI_C7x_0 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 4 16 [19.2 - 27]
Main_RTI_C7x_0 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 5 16 [19.2 - 27]
Main_RTI_C7x_0 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 6 16 [19.2 - 27]
Main_RTI_C7x_0 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 7 16 [19.2 - 27]
Main_RTI_C7x_0 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_SerDes_1 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_SerDes_1 dphy_ref_clk HFOSC0 1 DPHY_CLK_SEL 0 1 [19.2, 20, 24, 25, 26, 27]
Main_SerDes_1 dphy_ref_clk HFOSC1 1 DPHY_CLK_SEL 1 1 [19.2 - 27]
Main_SerDes_1 dphy_ref_clk MAIN_PLL3.HSDIV4 1 DPHY_CLK_SEL 2 1 156
Main_SerDes_1 dphy_ref_clk MAIN_PLL2.HSDIV4 1 DPHY_CLK_SEL 3 1 100
Main_SerDes_1 ip1_ppi_M_TxClkEsc_clk MAIN_PLL1.HSDIV8 1 20
Main_SerDes_1 ip2_ppi_M_TxClkEsc_clk MAIN_TIEOFF LOW 1
Main_SerDes_1 ip3_ppi_M_TxClkEsc_clk MAIN_TIEOFF LOW 1
Main_SerDes_1 ip4_ppi_M_TxClkEsc_clk MAIN_TIEOFF LOW 1
Main_SerDes_1 psm_clk MAIN_PLL1.HSDIV8 1 20
Main_SerDes_1 tap_tck MAIN_TAP_BS_JTAG__CLK 1
Main_RTI_C7x_1 rti_clk HFOSC0 1 MAIN_WWDT_RTICLK_SEL 0 17 [19.2, 20, 24, 25, 26, 27]
Main_RTI_C7x_1 rti_clk LFXOSC 1 MAIN_WWDT_RTICLK_SEL 1 17 0.032768
Main_RTI_C7x_1 rti_clk RCOSC 1 MAIN_WWDT_RTICLK_SEL 2 17
Main_RTI_C7x_1 rti_clk CLK_32K 1 MAIN_WWDT_RTICLK_SEL 3 17 0.032000
Main_RTI_C7x_1 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 4 17 [19.2 - 27]
Main_RTI_C7x_1 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 5 17 [19.2 - 27]
Main_RTI_C7x_1 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 6 17 [19.2 - 27]
Main_RTI_C7x_1 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 7 17 [19.2 - 27]
Main_RTI_C7x_1 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_SPI_0 clkspiref_clk MAIN_PLL0.HSDIV5 1 50
Main_SPI_0 io_clkspii_clk SPI0_CLK 1 SPI0_CLK_LPBK_MUX 0 0
Main_SPI_0 io_clkspii_clk MAIN_SPI_0.IO_CLKSPIO_CLK 1 SPI0_CLK_LPBK_MUX 1 0
Main_SPI_0 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_RTI_GPU rti_clk HFOSC0 1 MAIN_WWDT_RTICLK_SEL 0 15 [19.2, 20, 24, 25, 26, 27]
Main_RTI_GPU rti_clk LFXOSC 1 MAIN_WWDT_RTICLK_SEL 1 15 0.032768
Main_RTI_GPU rti_clk RCOSC 1 MAIN_WWDT_RTICLK_SEL 2 15
Main_RTI_GPU rti_clk CLK_32K 1 MAIN_WWDT_RTICLK_SEL 3 15 0.032000
Main_RTI_GPU rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 4 15 [19.2 - 27]
Main_RTI_GPU rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 5 15 [19.2 - 27]
Main_RTI_GPU rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 6 15 [19.2 - 27]
Main_RTI_GPU rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 7 15 [19.2 - 27]
Main_RTI_GPU vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_SPI_1 clkspiref_clk MAIN_PLL0.HSDIV5 1 50
Main_SPI_1 io_clkspii_clk SPI1_CLK 1 SPI1_CLK_LPBK_MUX 0 0
Main_SPI_1 io_clkspii_clk MAIN_SPI_1.IO_CLKSPIO_CLK 1 SPI1_CLK_LPBK_MUX 1 0
Main_SPI_1 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_RTI_Pulsar_R5F_0_0 rti_clk HFOSC0 1 MAIN_WWDT_RTICLK_SEL 0 28 [19.2, 20, 24, 25, 26, 27]
Main_RTI_Pulsar_R5F_0_0 rti_clk LFXOSC 1 MAIN_WWDT_RTICLK_SEL 1 28 0.032768
Main_RTI_Pulsar_R5F_0_0 rti_clk RCOSC 1 MAIN_WWDT_RTICLK_SEL 2 28
Main_RTI_Pulsar_R5F_0_0 rti_clk CLK_32K 1 MAIN_WWDT_RTICLK_SEL 3 28 0.032000
Main_RTI_Pulsar_R5F_0_0 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 4 28 [19.2 - 27]
Main_RTI_Pulsar_R5F_0_0 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 5 28 [19.2 - 27]
Main_RTI_Pulsar_R5F_0_0 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 6 28 [19.2 - 27]
Main_RTI_Pulsar_R5F_0_0 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 7 28 [19.2 - 27]
Main_RTI_Pulsar_R5F_0_0 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_SPI_2 clkspiref_clk MAIN_PLL0.HSDIV5 1 50
Main_SPI_2 io_clkspii_clk SPI2_CLK 1 SPI2_CLK_LPBK_MUX 0 0
Main_SPI_2 io_clkspii_clk MAIN_SPI_2.IO_CLKSPIO_CLK 1 SPI2_CLK_LPBK_MUX 1 0
Main_SPI_2 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_RTI_Pulsar_R5F_0_1 rti_clk HFOSC0 1 MAIN_WWDT_RTICLK_SEL 0 29 [19.2, 20, 24, 25, 26, 27]
Main_RTI_Pulsar_R5F_0_1 rti_clk LFXOSC 1 MAIN_WWDT_RTICLK_SEL 1 29 0.032768
Main_RTI_Pulsar_R5F_0_1 rti_clk RCOSC 1 MAIN_WWDT_RTICLK_SEL 2 29
Main_RTI_Pulsar_R5F_0_1 rti_clk CLK_32K 1 MAIN_WWDT_RTICLK_SEL 3 29 0.032000
Main_RTI_Pulsar_R5F_0_1 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 4 29 [19.2 - 27]
Main_RTI_Pulsar_R5F_0_1 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 5 29 [19.2 - 27]
Main_RTI_Pulsar_R5F_0_1 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 6 29 [19.2 - 27]
Main_RTI_Pulsar_R5F_0_1 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 7 29 [19.2 - 27]
Main_RTI_Pulsar_R5F_0_1 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_SPI_3 clkspiref_clk MAIN_PLL0.HSDIV5 1 50
Main_SPI_3 io_clkspii_clk SPI3_CLK 1 SPI3_CLK_LPBK_MUX 0 0
Main_SPI_3 io_clkspii_clk MAIN_SPI_3.IO_CLKSPIO_CLK 1 SPI3_CLK_LPBK_MUX 1 0
Main_SPI_3 io_clkspii_clk MAIN_SPI_3.IO_CLKSPIO_CLK 1 SPI3_CLK_MUX 0 0
Main_SPI_3 io_clkspii_clk MAIN_SPI_3.IO_CLKSPIO_CLK 1 SPI3_CLK_MUX 1 0
Main_SPI_3 io_clkspii_clk SPI3_CLK 1 SPI3_CLK_MUX 1 0
Main_SPI_3 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_RTI_Pulsar_R5F_1_0 rti_clk HFOSC0 1 MAIN_WWDT_RTICLK_SEL 0 30 [19.2, 20, 24, 25, 26, 27]
Main_RTI_Pulsar_R5F_1_0 rti_clk LFXOSC 1 MAIN_WWDT_RTICLK_SEL 1 30 0.032768
Main_RTI_Pulsar_R5F_1_0 rti_clk RCOSC 1 MAIN_WWDT_RTICLK_SEL 2 30
Main_RTI_Pulsar_R5F_1_0 rti_clk CLK_32K 1 MAIN_WWDT_RTICLK_SEL 3 30 0.032000
Main_RTI_Pulsar_R5F_1_0 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 4 30 [19.2 - 27]
Main_RTI_Pulsar_R5F_1_0 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 5 30 [19.2 - 27]
Main_RTI_Pulsar_R5F_1_0 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 6 30 [19.2 - 27]
Main_RTI_Pulsar_R5F_1_0 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 7 30 [19.2 - 27]
Main_RTI_Pulsar_R5F_1_0 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_SPI_4 clkspiref_clk MAIN_PLL0.HSDIV5 1 50
Main_SPI_4 io_clkspii_clk MAIN_SPI_4.IO_CLKSPIO_CLK 1
Main_SPI_4 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_RTI_Pulsar_R5F_1_1 rti_clk HFOSC0 1 MAIN_WWDT_RTICLK_SEL 0 31 [19.2, 20, 24, 25, 26, 27]
Main_RTI_Pulsar_R5F_1_1 rti_clk LFXOSC 1 MAIN_WWDT_RTICLK_SEL 1 31 0.032768
Main_RTI_Pulsar_R5F_1_1 rti_clk RCOSC 1 MAIN_WWDT_RTICLK_SEL 2 31
Main_RTI_Pulsar_R5F_1_1 rti_clk CLK_32K 1 MAIN_WWDT_RTICLK_SEL 3 31 0.032000
Main_RTI_Pulsar_R5F_1_1 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 4 31 [19.2 - 27]
Main_RTI_Pulsar_R5F_1_1 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 5 31 [19.2 - 27]
Main_RTI_Pulsar_R5F_1_1 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 6 31 [19.2 - 27]
Main_RTI_Pulsar_R5F_1_1 rti_clk HFOSC1 1 MAIN_WWDT_RTICLK_SEL 7 31 [19.2 - 27]
Main_RTI_Pulsar_R5F_1_1 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_SPI_5 clkspiref_clk MAIN_PLL0.HSDIV5 1 50
Main_SPI_5 io_clkspii_clk SPI5_CLK 1 SPI5_CLK_LPBK_MUX 0 0
Main_SPI_5 io_clkspii_clk MAIN_SPI_5.IO_CLKSPIO_CLK 1 SPI5_CLK_LPBK_MUX 1 0
Main_SPI_5 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_SA2_UL_0 pka_in_clk MAIN_PLL0.HSDIV1 1 400
Main_SA2_UL_0 x1_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_SA2_UL_0 x2_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_SPI_6 clkspiref_clk MAIN_PLL0.HSDIV5 1 50
Main_SPI_6 io_clkspii_clk SPI6_CLK 1 SPI6_CLK_LPBK_MUX 0 0
Main_SPI_6 io_clkspii_clk MAIN_SPI_6.IO_CLKSPIO_CLK 1 SPI6_CLK_LPBK_MUX 1 0
Main_SPI_6 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_SPI_7 clkspiref_clk MAIN_PLL0.HSDIV5 1 50
Main_SPI_7 io_clkspii_clk SPI7_CLK 1 SPI7_CLK_LPBK_MUX 0 0
Main_SPI_7 io_clkspii_clk MAIN_SPI_7.IO_CLKSPIO_CLK 1 SPI7_CLK_LPBK_MUX 1 0
Main_SPI_7 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_Timer_0 timer_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_Timer_0 timer_tclk_clk HFOSC0 1 MAIN_TIMER_CLKSEL 0 0 [19.2, 20, 24, 25, 26, 27]
Main_Timer_0 timer_tclk_clk HFOSC1 1 MAIN_TIMER_CLKSEL 1 0 [19.2 - 27]
Main_Timer_0 timer_tclk_clk MAIN_PLL0.HSDIV8 1 MAIN_TIMER_CLKSEL 2 0 250
Main_Timer_0 timer_tclk_clk RCOSC 1 MAIN_TIMER_CLKSEL 3 0
Main_Timer_0 timer_tclk_clk MAIN_PLL3.HSDIV3 1 MAIN_TIMER_CLKSEL 4 0 250
Main_Timer_0 timer_tclk_clk MCU_EXT_REFCLK0 1 MAIN_TIMER_CLKSEL 5 0 100
Main_Timer_0 timer_tclk_clk EXT_REFCLK1 1 MAIN_TIMER_CLKSEL 6 0
Main_Timer_0 timer_tclk_clk LFXOSC 1 MAIN_TIMER_CLKSEL 7 0 0.032768
Main_Timer_0 timer_tclk_clk CPTS0_RFT_CLK 1 MAIN_TIMER_CLKSEL 8 0
Main_Timer_0 timer_tclk_clk MAIN_PLL1.HSDIV3 1 MAIN_TIMER_CLKSEL 9 0 192
Main_Timer_0 timer_tclk_clk MAIN_PLL2.HSDIV6 1 MAIN_TIMER_CLKSEL 10 0 225
Main_Timer_0 timer_tclk_clk MAIN_PLL4.HSDIV2 1 MAIN_TIMER_CLKSEL 11 0 197
Main_Timer_0 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 MAIN_TIMER_CLKSEL 12 0
Main_Timer_0 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 MAIN_TIMER_CLKSEL 13 0
Main_Timer_0 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 MAIN_TIMER_CLKSEL 14 0
Main_Timer_1 timer_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_Timer_1 timer_tclk_clk HFOSC0 1 MAIN_TIMER_CLKSEL 0 1 [19.2, 20, 24, 25, 26, 27]
Main_Timer_1 timer_tclk_clk HFOSC1 1 MAIN_TIMER_CLKSEL 1 1 [19.2 - 27]
Main_Timer_1 timer_tclk_clk MAIN_PLL0.HSDIV8 1 MAIN_TIMER_CLKSEL 2 1 250
Main_Timer_1 timer_tclk_clk RCOSC 1 MAIN_TIMER_CLKSEL 3 1
Main_Timer_1 timer_tclk_clk MAIN_PLL3.HSDIV3 1 MAIN_TIMER_CLKSEL 4 1 250
Main_Timer_1 timer_tclk_clk MCU_EXT_REFCLK0 1 MAIN_TIMER_CLKSEL 5 1 100
Main_Timer_1 timer_tclk_clk EXT_REFCLK1 1 MAIN_TIMER_CLKSEL 6 1
Main_Timer_1 timer_tclk_clk LFXOSC 1 MAIN_TIMER_CLKSEL 7 1 0.032768
Main_Timer_1 timer_tclk_clk CPTS0_RFT_CLK 1 MAIN_TIMER_CLKSEL 8 1
Main_Timer_1 timer_tclk_clk MAIN_PLL1.HSDIV3 1 MAIN_TIMER_CLKSEL 9 1 192
Main_Timer_1 timer_tclk_clk MAIN_PLL2.HSDIV6 1 MAIN_TIMER_CLKSEL 10 1 225
Main_Timer_1 timer_tclk_clk MAIN_PLL4.HSDIV2 1 MAIN_TIMER_CLKSEL 11 1 197
Main_Timer_1 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 MAIN_TIMER_CLKSEL 12 1
Main_Timer_1 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 MAIN_TIMER_CLKSEL 13 1
Main_Timer_1 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 MAIN_TIMER_CLKSEL 14 1
Main_Timer_1 timer_tclk_clk LFXOSC 1 TIMER1_CASCADE 0 0 0.032768
Main_Timer_1 timer_tclk_clk MCU_EXT_REFCLK0 1 TIMER1_CASCADE 0 0 100
Main_Timer_1 timer_tclk_clk MAIN_PLL1.HSDIV3 1 TIMER1_CASCADE 0 0 192
Main_Timer_1 timer_tclk_clk MAIN_PLL4.HSDIV2 1 TIMER1_CASCADE 0 0 197
Main_Timer_1 timer_tclk_clk MAIN_PLL2.HSDIV6 1 TIMER1_CASCADE 0 0 225
Main_Timer_1 timer_tclk_clk MAIN_PLL0.HSDIV8 1 TIMER1_CASCADE 0 0 250
Main_Timer_1 timer_tclk_clk MAIN_PLL3.HSDIV3 1 TIMER1_CASCADE 0 0 250
Main_Timer_1 timer_tclk_clk HFOSC1 1 TIMER1_CASCADE 0 0 [19.2 - 27]
Main_Timer_1 timer_tclk_clk HFOSC0 1 TIMER1_CASCADE 0 0 [19.2, 20, 24, 25, 26, 27]
Main_Timer_1 timer_tclk_clk CPTS0_RFT_CLK 1 TIMER1_CASCADE 0 0
Main_Timer_1 timer_tclk_clk EXT_REFCLK1 1 TIMER1_CASCADE 0 0
Main_Timer_1 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 TIMER1_CASCADE 0 0
Main_Timer_1 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 TIMER1_CASCADE 0 0
Main_Timer_1 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 TIMER1_CASCADE 0 0
Main_Timer_1 timer_tclk_clk RCOSC 1 TIMER1_CASCADE 0 0
Main_Timer_1 timer_tclk_clk MAIN_TIMER_0.TIMER_PWM 1 TIMER1_CASCADE 1 0
Main_Timer_2 timer_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_Timer_2 timer_tclk_clk HFOSC0 1 MAIN_TIMER_CLKSEL 0 2 [19.2, 20, 24, 25, 26, 27]
Main_Timer_2 timer_tclk_clk HFOSC1 1 MAIN_TIMER_CLKSEL 1 2 [19.2 - 27]
Main_Timer_2 timer_tclk_clk MAIN_PLL0.HSDIV8 1 MAIN_TIMER_CLKSEL 2 2 250
Main_Timer_2 timer_tclk_clk RCOSC 1 MAIN_TIMER_CLKSEL 3 2
Main_Timer_2 timer_tclk_clk MAIN_PLL3.HSDIV3 1 MAIN_TIMER_CLKSEL 4 2 250
Main_Timer_2 timer_tclk_clk MCU_EXT_REFCLK0 1 MAIN_TIMER_CLKSEL 5 2 100
Main_Timer_2 timer_tclk_clk EXT_REFCLK1 1 MAIN_TIMER_CLKSEL 6 2
Main_Timer_2 timer_tclk_clk LFXOSC 1 MAIN_TIMER_CLKSEL 7 2 0.032768
Main_Timer_2 timer_tclk_clk CPTS0_RFT_CLK 1 MAIN_TIMER_CLKSEL 8 2
Main_Timer_2 timer_tclk_clk MAIN_PLL1.HSDIV3 1 MAIN_TIMER_CLKSEL 9 2 192
Main_Timer_2 timer_tclk_clk MAIN_PLL2.HSDIV6 1 MAIN_TIMER_CLKSEL 10 2 225
Main_Timer_2 timer_tclk_clk MAIN_PLL4.HSDIV2 1 MAIN_TIMER_CLKSEL 11 2 197
Main_Timer_2 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 MAIN_TIMER_CLKSEL 12 2
Main_Timer_2 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 MAIN_TIMER_CLKSEL 13 2
Main_Timer_2 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 MAIN_TIMER_CLKSEL 14 2
Main_Timer_3 timer_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_Timer_3 timer_tclk_clk HFOSC0 1 MAIN_TIMER_CLKSEL 0 3 [19.2, 20, 24, 25, 26, 27]
Main_Timer_3 timer_tclk_clk HFOSC1 1 MAIN_TIMER_CLKSEL 1 3 [19.2 - 27]
Main_Timer_3 timer_tclk_clk MAIN_PLL0.HSDIV8 1 MAIN_TIMER_CLKSEL 2 3 250
Main_Timer_3 timer_tclk_clk RCOSC 1 MAIN_TIMER_CLKSEL 3 3
Main_Timer_3 timer_tclk_clk MAIN_PLL3.HSDIV3 1 MAIN_TIMER_CLKSEL 4 3 250
Main_Timer_3 timer_tclk_clk MCU_EXT_REFCLK0 1 MAIN_TIMER_CLKSEL 5 3 100
Main_Timer_3 timer_tclk_clk EXT_REFCLK1 1 MAIN_TIMER_CLKSEL 6 3
Main_Timer_3 timer_tclk_clk LFXOSC 1 MAIN_TIMER_CLKSEL 7 3 0.032768
Main_Timer_3 timer_tclk_clk CPTS0_RFT_CLK 1 MAIN_TIMER_CLKSEL 8 3
Main_Timer_3 timer_tclk_clk MAIN_PLL1.HSDIV3 1 MAIN_TIMER_CLKSEL 9 3 192
Main_Timer_3 timer_tclk_clk MAIN_PLL2.HSDIV6 1 MAIN_TIMER_CLKSEL 10 3 225
Main_Timer_3 timer_tclk_clk MAIN_PLL4.HSDIV2 1 MAIN_TIMER_CLKSEL 11 3 197
Main_Timer_3 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 MAIN_TIMER_CLKSEL 12 3
Main_Timer_3 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 MAIN_TIMER_CLKSEL 13 3
Main_Timer_3 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 MAIN_TIMER_CLKSEL 14 3
Main_Timer_3 timer_tclk_clk LFXOSC 1 TIMER3_CASCADE 0 0 0.032768
Main_Timer_3 timer_tclk_clk MCU_EXT_REFCLK0 1 TIMER3_CASCADE 0 0 100
Main_Timer_3 timer_tclk_clk MAIN_PLL1.HSDIV3 1 TIMER3_CASCADE 0 0 192
Main_Timer_3 timer_tclk_clk MAIN_PLL4.HSDIV2 1 TIMER3_CASCADE 0 0 197
Main_Timer_3 timer_tclk_clk MAIN_PLL2.HSDIV6 1 TIMER3_CASCADE 0 0 225
Main_Timer_3 timer_tclk_clk MAIN_PLL0.HSDIV8 1 TIMER3_CASCADE 0 0 250
Main_Timer_3 timer_tclk_clk MAIN_PLL3.HSDIV3 1 TIMER3_CASCADE 0 0 250
Main_Timer_3 timer_tclk_clk HFOSC1 1 TIMER3_CASCADE 0 0 [19.2 - 27]
Main_Timer_3 timer_tclk_clk HFOSC0 1 TIMER3_CASCADE 0 0 [19.2, 20, 24, 25, 26, 27]
Main_Timer_3 timer_tclk_clk CPTS0_RFT_CLK 1 TIMER3_CASCADE 0 0
Main_Timer_3 timer_tclk_clk EXT_REFCLK1 1 TIMER3_CASCADE 0 0
Main_Timer_3 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 TIMER3_CASCADE 0 0
Main_Timer_3 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 TIMER3_CASCADE 0 0
Main_Timer_3 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 TIMER3_CASCADE 0 0
Main_Timer_3 timer_tclk_clk RCOSC 1 TIMER3_CASCADE 0 0
Main_Timer_3 timer_tclk_clk MAIN_TIMER_2.TIMER_PWM 1 TIMER3_CASCADE 1 0
Main_Timer_4 timer_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_Timer_4 timer_tclk_clk HFOSC0 1 MAIN_TIMER_CLKSEL 0 4 [19.2, 20, 24, 25, 26, 27]
Main_Timer_4 timer_tclk_clk HFOSC1 1 MAIN_TIMER_CLKSEL 1 4 [19.2 - 27]
Main_Timer_4 timer_tclk_clk MAIN_PLL0.HSDIV8 1 MAIN_TIMER_CLKSEL 2 4 250
Main_Timer_4 timer_tclk_clk RCOSC 1 MAIN_TIMER_CLKSEL 3 4
Main_Timer_4 timer_tclk_clk MAIN_PLL3.HSDIV3 1 MAIN_TIMER_CLKSEL 4 4 250
Main_Timer_4 timer_tclk_clk MCU_EXT_REFCLK0 1 MAIN_TIMER_CLKSEL 5 4 100
Main_Timer_4 timer_tclk_clk EXT_REFCLK1 1 MAIN_TIMER_CLKSEL 6 4
Main_Timer_4 timer_tclk_clk LFXOSC 1 MAIN_TIMER_CLKSEL 7 4 0.032768
Main_Timer_4 timer_tclk_clk CPTS0_RFT_CLK 1 MAIN_TIMER_CLKSEL 8 4
Main_Timer_4 timer_tclk_clk MAIN_PLL1.HSDIV3 1 MAIN_TIMER_CLKSEL 9 4 192
Main_Timer_4 timer_tclk_clk MAIN_PLL2.HSDIV6 1 MAIN_TIMER_CLKSEL 10 4 225
Main_Timer_4 timer_tclk_clk MAIN_PLL4.HSDIV2 1 MAIN_TIMER_CLKSEL 11 4 197
Main_Timer_4 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 MAIN_TIMER_CLKSEL 12 4
Main_Timer_4 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 MAIN_TIMER_CLKSEL 13 4
Main_Timer_4 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 MAIN_TIMER_CLKSEL 14 4
Main_Timer_5 timer_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_Timer_5 timer_tclk_clk HFOSC0 1 MAIN_TIMER_CLKSEL 0 5 [19.2, 20, 24, 25, 26, 27]
Main_Timer_5 timer_tclk_clk HFOSC1 1 MAIN_TIMER_CLKSEL 1 5 [19.2 - 27]
Main_Timer_5 timer_tclk_clk MAIN_PLL0.HSDIV8 1 MAIN_TIMER_CLKSEL 2 5 250
Main_Timer_5 timer_tclk_clk RCOSC 1 MAIN_TIMER_CLKSEL 3 5
Main_Timer_5 timer_tclk_clk MAIN_PLL3.HSDIV3 1 MAIN_TIMER_CLKSEL 4 5 250
Main_Timer_5 timer_tclk_clk MCU_EXT_REFCLK0 1 MAIN_TIMER_CLKSEL 5 5 100
Main_Timer_5 timer_tclk_clk EXT_REFCLK1 1 MAIN_TIMER_CLKSEL 6 5
Main_Timer_5 timer_tclk_clk LFXOSC 1 MAIN_TIMER_CLKSEL 7 5 0.032768
Main_Timer_5 timer_tclk_clk CPTS0_RFT_CLK 1 MAIN_TIMER_CLKSEL 8 5
Main_Timer_5 timer_tclk_clk MAIN_PLL1.HSDIV3 1 MAIN_TIMER_CLKSEL 9 5 192
Main_Timer_5 timer_tclk_clk MAIN_PLL2.HSDIV6 1 MAIN_TIMER_CLKSEL 10 5 225
Main_Timer_5 timer_tclk_clk MAIN_PLL4.HSDIV2 1 MAIN_TIMER_CLKSEL 11 5 197
Main_Timer_5 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 MAIN_TIMER_CLKSEL 12 5
Main_Timer_5 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 MAIN_TIMER_CLKSEL 13 5
Main_Timer_5 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 MAIN_TIMER_CLKSEL 14 5
Main_Timer_5 timer_tclk_clk LFXOSC 1 TIMER5_CASCADE 0 0 0.032768
Main_Timer_5 timer_tclk_clk MCU_EXT_REFCLK0 1 TIMER5_CASCADE 0 0 100
Main_Timer_5 timer_tclk_clk MAIN_PLL1.HSDIV3 1 TIMER5_CASCADE 0 0 192
Main_Timer_5 timer_tclk_clk MAIN_PLL4.HSDIV2 1 TIMER5_CASCADE 0 0 197
Main_Timer_5 timer_tclk_clk MAIN_PLL2.HSDIV6 1 TIMER5_CASCADE 0 0 225
Main_Timer_5 timer_tclk_clk MAIN_PLL0.HSDIV8 1 TIMER5_CASCADE 0 0 250
Main_Timer_5 timer_tclk_clk MAIN_PLL3.HSDIV3 1 TIMER5_CASCADE 0 0 250
Main_Timer_5 timer_tclk_clk HFOSC1 1 TIMER5_CASCADE 0 0 [19.2 - 27]
Main_Timer_5 timer_tclk_clk HFOSC0 1 TIMER5_CASCADE 0 0 [19.2, 20, 24, 25, 26, 27]
Main_Timer_5 timer_tclk_clk CPTS0_RFT_CLK 1 TIMER5_CASCADE 0 0
Main_Timer_5 timer_tclk_clk EXT_REFCLK1 1 TIMER5_CASCADE 0 0
Main_Timer_5 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 TIMER5_CASCADE 0 0
Main_Timer_5 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 TIMER5_CASCADE 0 0
Main_Timer_5 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 TIMER5_CASCADE 0 0
Main_Timer_5 timer_tclk_clk RCOSC 1 TIMER5_CASCADE 0 0
Main_Timer_5 timer_tclk_clk MAIN_TIMER_4.TIMER_PWM 1 TIMER5_CASCADE 1 0
Main_Timer_6 timer_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_Timer_6 timer_tclk_clk HFOSC0 1 MAIN_TIMER_CLKSEL 0 6 [19.2, 20, 24, 25, 26, 27]
Main_Timer_6 timer_tclk_clk HFOSC1 1 MAIN_TIMER_CLKSEL 1 6 [19.2 - 27]
Main_Timer_6 timer_tclk_clk MAIN_PLL0.HSDIV8 1 MAIN_TIMER_CLKSEL 2 6 250
Main_Timer_6 timer_tclk_clk RCOSC 1 MAIN_TIMER_CLKSEL 3 6
Main_Timer_6 timer_tclk_clk MAIN_PLL3.HSDIV3 1 MAIN_TIMER_CLKSEL 4 6 250
Main_Timer_6 timer_tclk_clk MCU_EXT_REFCLK0 1 MAIN_TIMER_CLKSEL 5 6 100
Main_Timer_6 timer_tclk_clk EXT_REFCLK1 1 MAIN_TIMER_CLKSEL 6 6
Main_Timer_6 timer_tclk_clk LFXOSC 1 MAIN_TIMER_CLKSEL 7 6 0.032768
Main_Timer_6 timer_tclk_clk CPTS0_RFT_CLK 1 MAIN_TIMER_CLKSEL 8 6
Main_Timer_6 timer_tclk_clk MAIN_PLL1.HSDIV3 1 MAIN_TIMER_CLKSEL 9 6 192
Main_Timer_6 timer_tclk_clk MAIN_PLL2.HSDIV6 1 MAIN_TIMER_CLKSEL 10 6 225
Main_Timer_6 timer_tclk_clk MAIN_PLL4.HSDIV2 1 MAIN_TIMER_CLKSEL 11 6 197
Main_Timer_6 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 MAIN_TIMER_CLKSEL 12 6
Main_Timer_6 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 MAIN_TIMER_CLKSEL 13 6
Main_Timer_6 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 MAIN_TIMER_CLKSEL 14 6
Main_Timer_7 timer_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_Timer_7 timer_tclk_clk HFOSC0 1 MAIN_TIMER_CLKSEL 0 7 [19.2, 20, 24, 25, 26, 27]
Main_Timer_7 timer_tclk_clk HFOSC1 1 MAIN_TIMER_CLKSEL 1 7 [19.2 - 27]
Main_Timer_7 timer_tclk_clk MAIN_PLL0.HSDIV8 1 MAIN_TIMER_CLKSEL 2 7 250
Main_Timer_7 timer_tclk_clk RCOSC 1 MAIN_TIMER_CLKSEL 3 7
Main_Timer_7 timer_tclk_clk MAIN_PLL3.HSDIV3 1 MAIN_TIMER_CLKSEL 4 7 250
Main_Timer_7 timer_tclk_clk MCU_EXT_REFCLK0 1 MAIN_TIMER_CLKSEL 5 7 100
Main_Timer_7 timer_tclk_clk EXT_REFCLK1 1 MAIN_TIMER_CLKSEL 6 7
Main_Timer_7 timer_tclk_clk LFXOSC 1 MAIN_TIMER_CLKSEL 7 7 0.032768
Main_Timer_7 timer_tclk_clk CPTS0_RFT_CLK 1 MAIN_TIMER_CLKSEL 8 7
Main_Timer_7 timer_tclk_clk MAIN_PLL1.HSDIV3 1 MAIN_TIMER_CLKSEL 9 7 192
Main_Timer_7 timer_tclk_clk MAIN_PLL2.HSDIV6 1 MAIN_TIMER_CLKSEL 10 7 225
Main_Timer_7 timer_tclk_clk MAIN_PLL4.HSDIV2 1 MAIN_TIMER_CLKSEL 11 7 197
Main_Timer_7 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 MAIN_TIMER_CLKSEL 12 7
Main_Timer_7 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 MAIN_TIMER_CLKSEL 13 7
Main_Timer_7 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 MAIN_TIMER_CLKSEL 14 7
Main_Timer_7 timer_tclk_clk LFXOSC 1 TIMER7_CASCADE 0 0 0.032768
Main_Timer_7 timer_tclk_clk MCU_EXT_REFCLK0 1 TIMER7_CASCADE 0 0 100
Main_Timer_7 timer_tclk_clk MAIN_PLL1.HSDIV3 1 TIMER7_CASCADE 0 0 192
Main_Timer_7 timer_tclk_clk MAIN_PLL4.HSDIV2 1 TIMER7_CASCADE 0 0 197
Main_Timer_7 timer_tclk_clk MAIN_PLL2.HSDIV6 1 TIMER7_CASCADE 0 0 225
Main_Timer_7 timer_tclk_clk MAIN_PLL0.HSDIV8 1 TIMER7_CASCADE 0 0 250
Main_Timer_7 timer_tclk_clk MAIN_PLL3.HSDIV3 1 TIMER7_CASCADE 0 0 250
Main_Timer_7 timer_tclk_clk HFOSC1 1 TIMER7_CASCADE 0 0 [19.2 - 27]
Main_Timer_7 timer_tclk_clk HFOSC0 1 TIMER7_CASCADE 0 0 [19.2, 20, 24, 25, 26, 27]
Main_Timer_7 timer_tclk_clk CPTS0_RFT_CLK 1 TIMER7_CASCADE 0 0
Main_Timer_7 timer_tclk_clk EXT_REFCLK1 1 TIMER7_CASCADE 0 0
Main_Timer_7 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 TIMER7_CASCADE 0 0
Main_Timer_7 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 TIMER7_CASCADE 0 0
Main_Timer_7 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 TIMER7_CASCADE 0 0
Main_Timer_7 timer_tclk_clk RCOSC 1 TIMER7_CASCADE 0 0
Main_Timer_7 timer_tclk_clk MAIN_TIMER_6.TIMER_PWM 1 TIMER7_CASCADE 1 0
Main_Timer_8 timer_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_Timer_8 timer_tclk_clk HFOSC0 1 MAIN_TIMER_CLKSEL 0 8 [19.2, 20, 24, 25, 26, 27]
Main_Timer_8 timer_tclk_clk HFOSC1 1 MAIN_TIMER_CLKSEL 1 8 [19.2 - 27]
Main_Timer_8 timer_tclk_clk MAIN_PLL0.HSDIV8 1 MAIN_TIMER_CLKSEL 2 8 250
Main_Timer_8 timer_tclk_clk RCOSC 1 MAIN_TIMER_CLKSEL 3 8
Main_Timer_8 timer_tclk_clk MAIN_PLL3.HSDIV3 1 MAIN_TIMER_CLKSEL 4 8 250
Main_Timer_8 timer_tclk_clk MCU_EXT_REFCLK0 1 MAIN_TIMER_CLKSEL 5 8 100
Main_Timer_8 timer_tclk_clk EXT_REFCLK1 1 MAIN_TIMER_CLKSEL 6 8
Main_Timer_8 timer_tclk_clk LFXOSC 1 MAIN_TIMER_CLKSEL 7 8 0.032768
Main_Timer_8 timer_tclk_clk CPTS0_RFT_CLK 1 MAIN_TIMER_CLKSEL 8 8
Main_Timer_8 timer_tclk_clk MAIN_PLL1.HSDIV3 1 MAIN_TIMER_CLKSEL 9 8 192
Main_Timer_8 timer_tclk_clk MAIN_PLL2.HSDIV6 1 MAIN_TIMER_CLKSEL 10 8 225
Main_Timer_8 timer_tclk_clk MAIN_PLL4.HSDIV2 1 MAIN_TIMER_CLKSEL 11 8 197
Main_Timer_8 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 MAIN_TIMER_CLKSEL 12 8
Main_Timer_8 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 MAIN_TIMER_CLKSEL 13 8
Main_Timer_8 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 MAIN_TIMER_CLKSEL 14 8
Main_Timer_9 timer_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_Timer_9 timer_tclk_clk HFOSC0 1 MAIN_TIMER_CLKSEL 0 9 [19.2, 20, 24, 25, 26, 27]
Main_Timer_9 timer_tclk_clk HFOSC1 1 MAIN_TIMER_CLKSEL 1 9 [19.2 - 27]
Main_Timer_9 timer_tclk_clk MAIN_PLL0.HSDIV8 1 MAIN_TIMER_CLKSEL 2 9 250
Main_Timer_9 timer_tclk_clk RCOSC 1 MAIN_TIMER_CLKSEL 3 9
Main_Timer_9 timer_tclk_clk MAIN_PLL3.HSDIV3 1 MAIN_TIMER_CLKSEL 4 9 250
Main_Timer_9 timer_tclk_clk MCU_EXT_REFCLK0 1 MAIN_TIMER_CLKSEL 5 9 100
Main_Timer_9 timer_tclk_clk EXT_REFCLK1 1 MAIN_TIMER_CLKSEL 6 9
Main_Timer_9 timer_tclk_clk LFXOSC 1 MAIN_TIMER_CLKSEL 7 9 0.032768
Main_Timer_9 timer_tclk_clk CPTS0_RFT_CLK 1 MAIN_TIMER_CLKSEL 8 9
Main_Timer_9 timer_tclk_clk MAIN_PLL1.HSDIV3 1 MAIN_TIMER_CLKSEL 9 9 192
Main_Timer_9 timer_tclk_clk MAIN_PLL2.HSDIV6 1 MAIN_TIMER_CLKSEL 10 9 225
Main_Timer_9 timer_tclk_clk MAIN_PLL4.HSDIV2 1 MAIN_TIMER_CLKSEL 11 9 197
Main_Timer_9 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 MAIN_TIMER_CLKSEL 12 9
Main_Timer_9 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 MAIN_TIMER_CLKSEL 13 9
Main_Timer_9 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 MAIN_TIMER_CLKSEL 14 9
Main_Timer_9 timer_tclk_clk LFXOSC 1 TIMER9_CASCADE 0 0 0.032768
Main_Timer_9 timer_tclk_clk MCU_EXT_REFCLK0 1 TIMER9_CASCADE 0 0 100
Main_Timer_9 timer_tclk_clk MAIN_PLL1.HSDIV3 1 TIMER9_CASCADE 0 0 192
Main_Timer_9 timer_tclk_clk MAIN_PLL4.HSDIV2 1 TIMER9_CASCADE 0 0 197
Main_Timer_9 timer_tclk_clk MAIN_PLL2.HSDIV6 1 TIMER9_CASCADE 0 0 225
Main_Timer_9 timer_tclk_clk MAIN_PLL0.HSDIV8 1 TIMER9_CASCADE 0 0 250
Main_Timer_9 timer_tclk_clk MAIN_PLL3.HSDIV3 1 TIMER9_CASCADE 0 0 250
Main_Timer_9 timer_tclk_clk HFOSC1 1 TIMER9_CASCADE 0 0 [19.2 - 27]
Main_Timer_9 timer_tclk_clk HFOSC0 1 TIMER9_CASCADE 0 0 [19.2, 20, 24, 25, 26, 27]
Main_Timer_9 timer_tclk_clk CPTS0_RFT_CLK 1 TIMER9_CASCADE 0 0
Main_Timer_9 timer_tclk_clk EXT_REFCLK1 1 TIMER9_CASCADE 0 0
Main_Timer_9 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 TIMER9_CASCADE 0 0
Main_Timer_9 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 TIMER9_CASCADE 0 0
Main_Timer_9 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 TIMER9_CASCADE 0 0
Main_Timer_9 timer_tclk_clk RCOSC 1 TIMER9_CASCADE 0 0
Main_Timer_9 timer_tclk_clk MAIN_TIMER_8.TIMER_PWM 1 TIMER9_CASCADE 1 0
Main_Timer_10 timer_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_Timer_10 timer_tclk_clk HFOSC0 1 MAIN_TIMER_CLKSEL 0 10 [19.2, 20, 24, 25, 26, 27]
Main_Timer_10 timer_tclk_clk HFOSC1 1 MAIN_TIMER_CLKSEL 1 10 [19.2 - 27]
Main_Timer_10 timer_tclk_clk MAIN_PLL0.HSDIV8 1 MAIN_TIMER_CLKSEL 2 10 250
Main_Timer_10 timer_tclk_clk RCOSC 1 MAIN_TIMER_CLKSEL 3 10
Main_Timer_10 timer_tclk_clk MAIN_PLL3.HSDIV3 1 MAIN_TIMER_CLKSEL 4 10 250
Main_Timer_10 timer_tclk_clk MCU_EXT_REFCLK0 1 MAIN_TIMER_CLKSEL 5 10 100
Main_Timer_10 timer_tclk_clk EXT_REFCLK1 1 MAIN_TIMER_CLKSEL 6 10
Main_Timer_10 timer_tclk_clk LFXOSC 1 MAIN_TIMER_CLKSEL 7 10 0.032768
Main_Timer_10 timer_tclk_clk CPTS0_RFT_CLK 1 MAIN_TIMER_CLKSEL 8 10
Main_Timer_10 timer_tclk_clk MAIN_PLL1.HSDIV3 1 MAIN_TIMER_CLKSEL 9 10 192
Main_Timer_10 timer_tclk_clk MAIN_PLL2.HSDIV6 1 MAIN_TIMER_CLKSEL 10 10 225
Main_Timer_10 timer_tclk_clk MAIN_PLL4.HSDIV2 1 MAIN_TIMER_CLKSEL 11 10 197
Main_Timer_10 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 MAIN_TIMER_CLKSEL 12 10
Main_Timer_10 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 MAIN_TIMER_CLKSEL 13 10
Main_Timer_10 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 MAIN_TIMER_CLKSEL 14 10
Main_Timer_11 timer_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_Timer_11 timer_tclk_clk HFOSC0 1 MAIN_TIMER_CLKSEL 0 11 [19.2, 20, 24, 25, 26, 27]
Main_Timer_11 timer_tclk_clk HFOSC1 1 MAIN_TIMER_CLKSEL 1 11 [19.2 - 27]
Main_Timer_11 timer_tclk_clk MAIN_PLL0.HSDIV8 1 MAIN_TIMER_CLKSEL 2 11 250
Main_Timer_11 timer_tclk_clk RCOSC 1 MAIN_TIMER_CLKSEL 3 11
Main_Timer_11 timer_tclk_clk MAIN_PLL3.HSDIV3 1 MAIN_TIMER_CLKSEL 4 11 250
Main_Timer_11 timer_tclk_clk MCU_EXT_REFCLK0 1 MAIN_TIMER_CLKSEL 5 11 100
Main_Timer_11 timer_tclk_clk EXT_REFCLK1 1 MAIN_TIMER_CLKSEL 6 11
Main_Timer_11 timer_tclk_clk LFXOSC 1 MAIN_TIMER_CLKSEL 7 11 0.032768
Main_Timer_11 timer_tclk_clk CPTS0_RFT_CLK 1 MAIN_TIMER_CLKSEL 8 11
Main_Timer_11 timer_tclk_clk MAIN_PLL1.HSDIV3 1 MAIN_TIMER_CLKSEL 9 11 192
Main_Timer_11 timer_tclk_clk MAIN_PLL2.HSDIV6 1 MAIN_TIMER_CLKSEL 10 11 225
Main_Timer_11 timer_tclk_clk MAIN_PLL4.HSDIV2 1 MAIN_TIMER_CLKSEL 11 11 197
Main_Timer_11 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 MAIN_TIMER_CLKSEL 12 11
Main_Timer_11 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 MAIN_TIMER_CLKSEL 13 11
Main_Timer_11 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 MAIN_TIMER_CLKSEL 14 11
Main_Timer_11 timer_tclk_clk LFXOSC 1 TIMER11_CASCADE 0 0 0.032768
Main_Timer_11 timer_tclk_clk MCU_EXT_REFCLK0 1 TIMER11_CASCADE 0 0 100
Main_Timer_11 timer_tclk_clk MAIN_PLL1.HSDIV3 1 TIMER11_CASCADE 0 0 192
Main_Timer_11 timer_tclk_clk MAIN_PLL4.HSDIV2 1 TIMER11_CASCADE 0 0 197
Main_Timer_11 timer_tclk_clk MAIN_PLL2.HSDIV6 1 TIMER11_CASCADE 0 0 225
Main_Timer_11 timer_tclk_clk MAIN_PLL0.HSDIV8 1 TIMER11_CASCADE 0 0 250
Main_Timer_11 timer_tclk_clk MAIN_PLL3.HSDIV3 1 TIMER11_CASCADE 0 0 250
Main_Timer_11 timer_tclk_clk HFOSC1 1 TIMER11_CASCADE 0 0 [19.2 - 27]
Main_Timer_11 timer_tclk_clk HFOSC0 1 TIMER11_CASCADE 0 0 [19.2, 20, 24, 25, 26, 27]
Main_Timer_11 timer_tclk_clk CPTS0_RFT_CLK 1 TIMER11_CASCADE 0 0
Main_Timer_11 timer_tclk_clk EXT_REFCLK1 1 TIMER11_CASCADE 0 0
Main_Timer_11 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 TIMER11_CASCADE 0 0
Main_Timer_11 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 TIMER11_CASCADE 0 0
Main_Timer_11 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 TIMER11_CASCADE 0 0
Main_Timer_11 timer_tclk_clk RCOSC 1 TIMER11_CASCADE 0 0
Main_Timer_11 timer_tclk_clk MAIN_TIMER_10.TIMER_PWM 1 TIMER11_CASCADE 1 0
Main_Timer_12 timer_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_Timer_12 timer_tclk_clk HFOSC0 1 MAIN_TIMER_CLKSEL 0 12 [19.2, 20, 24, 25, 26, 27]
Main_Timer_12 timer_tclk_clk HFOSC1 1 MAIN_TIMER_CLKSEL 1 12 [19.2 - 27]
Main_Timer_12 timer_tclk_clk MAIN_PLL0.HSDIV8 1 MAIN_TIMER_CLKSEL 2 12 250
Main_Timer_12 timer_tclk_clk RCOSC 1 MAIN_TIMER_CLKSEL 3 12
Main_Timer_12 timer_tclk_clk MAIN_PLL3.HSDIV3 1 MAIN_TIMER_CLKSEL 4 12 250
Main_Timer_12 timer_tclk_clk MCU_EXT_REFCLK0 1 MAIN_TIMER_CLKSEL 5 12 100
Main_Timer_12 timer_tclk_clk EXT_REFCLK1 1 MAIN_TIMER_CLKSEL 6 12
Main_Timer_12 timer_tclk_clk LFXOSC 1 MAIN_TIMER_CLKSEL 7 12 0.032768
Main_Timer_12 timer_tclk_clk CPTS0_RFT_CLK 1 MAIN_TIMER_CLKSEL 8 12
Main_Timer_12 timer_tclk_clk MAIN_PLL1.HSDIV3 1 MAIN_TIMER_CLKSEL 9 12 192
Main_Timer_12 timer_tclk_clk MAIN_PLL2.HSDIV6 1 MAIN_TIMER_CLKSEL 10 12 225
Main_Timer_12 timer_tclk_clk MAIN_PLL4.HSDIV2 1 MAIN_TIMER_CLKSEL 11 12 197
Main_Timer_12 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 MAIN_TIMER_CLKSEL 12 12
Main_Timer_12 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 MAIN_TIMER_CLKSEL 13 12
Main_Timer_12 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 MAIN_TIMER_CLKSEL 14 12
Main_Timer_13 timer_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_Timer_13 timer_tclk_clk HFOSC0 1 MAIN_TIMER_CLKSEL 0 13 [19.2, 20, 24, 25, 26, 27]
Main_Timer_13 timer_tclk_clk HFOSC1 1 MAIN_TIMER_CLKSEL 1 13 [19.2 - 27]
Main_Timer_13 timer_tclk_clk MAIN_PLL0.HSDIV8 1 MAIN_TIMER_CLKSEL 2 13 250
Main_Timer_13 timer_tclk_clk RCOSC 1 MAIN_TIMER_CLKSEL 3 13
Main_Timer_13 timer_tclk_clk MAIN_PLL3.HSDIV3 1 MAIN_TIMER_CLKSEL 4 13 250
Main_Timer_13 timer_tclk_clk MCU_EXT_REFCLK0 1 MAIN_TIMER_CLKSEL 5 13 100
Main_Timer_13 timer_tclk_clk EXT_REFCLK1 1 MAIN_TIMER_CLKSEL 6 13
Main_Timer_13 timer_tclk_clk LFXOSC 1 MAIN_TIMER_CLKSEL 7 13 0.032768
Main_Timer_13 timer_tclk_clk CPTS0_RFT_CLK 1 MAIN_TIMER_CLKSEL 8 13
Main_Timer_13 timer_tclk_clk MAIN_PLL1.HSDIV3 1 MAIN_TIMER_CLKSEL 9 13 192
Main_Timer_13 timer_tclk_clk MAIN_PLL2.HSDIV6 1 MAIN_TIMER_CLKSEL 10 13 225
Main_Timer_13 timer_tclk_clk MAIN_PLL4.HSDIV2 1 MAIN_TIMER_CLKSEL 11 13 197
Main_Timer_13 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 MAIN_TIMER_CLKSEL 12 13
Main_Timer_13 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 MAIN_TIMER_CLKSEL 13 13
Main_Timer_13 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 MAIN_TIMER_CLKSEL 14 13
Main_Timer_13 timer_tclk_clk LFXOSC 1 TIMER13_CASCADE 0 0 0.032768
Main_Timer_13 timer_tclk_clk MCU_EXT_REFCLK0 1 TIMER13_CASCADE 0 0 100
Main_Timer_13 timer_tclk_clk MAIN_PLL1.HSDIV3 1 TIMER13_CASCADE 0 0 192
Main_Timer_13 timer_tclk_clk MAIN_PLL4.HSDIV2 1 TIMER13_CASCADE 0 0 197
Main_Timer_13 timer_tclk_clk MAIN_PLL2.HSDIV6 1 TIMER13_CASCADE 0 0 225
Main_Timer_13 timer_tclk_clk MAIN_PLL0.HSDIV8 1 TIMER13_CASCADE 0 0 250
Main_Timer_13 timer_tclk_clk MAIN_PLL3.HSDIV3 1 TIMER13_CASCADE 0 0 250
Main_Timer_13 timer_tclk_clk HFOSC1 1 TIMER13_CASCADE 0 0 [19.2 - 27]
Main_Timer_13 timer_tclk_clk HFOSC0 1 TIMER13_CASCADE 0 0 [19.2, 20, 24, 25, 26, 27]
Main_Timer_13 timer_tclk_clk CPTS0_RFT_CLK 1 TIMER13_CASCADE 0 0
Main_Timer_13 timer_tclk_clk EXT_REFCLK1 1 TIMER13_CASCADE 0 0
Main_Timer_13 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 TIMER13_CASCADE 0 0
Main_Timer_13 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 TIMER13_CASCADE 0 0
Main_Timer_13 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 TIMER13_CASCADE 0 0
Main_Timer_13 timer_tclk_clk RCOSC 1 TIMER13_CASCADE 0 0
Main_Timer_13 timer_tclk_clk MAIN_TIMER_12.TIMER_PWM 1 TIMER13_CASCADE 1 0
Main_Timer_14 timer_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_Timer_14 timer_tclk_clk HFOSC0 1 MAIN_TIMER_CLKSEL 0 14 [19.2, 20, 24, 25, 26, 27]
Main_Timer_14 timer_tclk_clk HFOSC1 1 MAIN_TIMER_CLKSEL 1 14 [19.2 - 27]
Main_Timer_14 timer_tclk_clk MAIN_PLL0.HSDIV8 1 MAIN_TIMER_CLKSEL 2 14 250
Main_Timer_14 timer_tclk_clk RCOSC 1 MAIN_TIMER_CLKSEL 3 14
Main_Timer_14 timer_tclk_clk MAIN_PLL3.HSDIV3 1 MAIN_TIMER_CLKSEL 4 14 250
Main_Timer_14 timer_tclk_clk MCU_EXT_REFCLK0 1 MAIN_TIMER_CLKSEL 5 14 100
Main_Timer_14 timer_tclk_clk EXT_REFCLK1 1 MAIN_TIMER_CLKSEL 6 14
Main_Timer_14 timer_tclk_clk LFXOSC 1 MAIN_TIMER_CLKSEL 7 14 0.032768
Main_Timer_14 timer_tclk_clk CPTS0_RFT_CLK 1 MAIN_TIMER_CLKSEL 8 14
Main_Timer_14 timer_tclk_clk MAIN_PLL1.HSDIV3 1 MAIN_TIMER_CLKSEL 9 14 192
Main_Timer_14 timer_tclk_clk MAIN_PLL2.HSDIV6 1 MAIN_TIMER_CLKSEL 10 14 225
Main_Timer_14 timer_tclk_clk MAIN_PLL4.HSDIV2 1 MAIN_TIMER_CLKSEL 11 14 197
Main_Timer_14 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 MAIN_TIMER_CLKSEL 12 14
Main_Timer_14 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 MAIN_TIMER_CLKSEL 13 14
Main_Timer_14 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 MAIN_TIMER_CLKSEL 14 14
Main_Timer_15 timer_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_Timer_15 timer_tclk_clk HFOSC0 1 MAIN_TIMER_CLKSEL 0 15 [19.2, 20, 24, 25, 26, 27]
Main_Timer_15 timer_tclk_clk HFOSC1 1 MAIN_TIMER_CLKSEL 1 15 [19.2 - 27]
Main_Timer_15 timer_tclk_clk MAIN_PLL0.HSDIV8 1 MAIN_TIMER_CLKSEL 2 15 250
Main_Timer_15 timer_tclk_clk RCOSC 1 MAIN_TIMER_CLKSEL 3 15
Main_Timer_15 timer_tclk_clk MAIN_PLL3.HSDIV3 1 MAIN_TIMER_CLKSEL 4 15 250
Main_Timer_15 timer_tclk_clk MCU_EXT_REFCLK0 1 MAIN_TIMER_CLKSEL 5 15 100
Main_Timer_15 timer_tclk_clk EXT_REFCLK1 1 MAIN_TIMER_CLKSEL 6 15
Main_Timer_15 timer_tclk_clk LFXOSC 1 MAIN_TIMER_CLKSEL 7 15 0.032768
Main_Timer_15 timer_tclk_clk CPTS0_RFT_CLK 1 MAIN_TIMER_CLKSEL 8 15
Main_Timer_15 timer_tclk_clk MAIN_PLL1.HSDIV3 1 MAIN_TIMER_CLKSEL 9 15 192
Main_Timer_15 timer_tclk_clk MAIN_PLL2.HSDIV6 1 MAIN_TIMER_CLKSEL 10 15 225
Main_Timer_15 timer_tclk_clk MAIN_PLL4.HSDIV2 1 MAIN_TIMER_CLKSEL 11 15 197
Main_Timer_15 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 MAIN_TIMER_CLKSEL 12 15
Main_Timer_15 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 MAIN_TIMER_CLKSEL 13 15
Main_Timer_15 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 MAIN_TIMER_CLKSEL 14 15
Main_Timer_15 timer_tclk_clk LFXOSC 1 TIMER15_CASCADE 0 0 0.032768
Main_Timer_15 timer_tclk_clk MCU_EXT_REFCLK0 1 TIMER15_CASCADE 0 0 100
Main_Timer_15 timer_tclk_clk MAIN_PLL1.HSDIV3 1 TIMER15_CASCADE 0 0 192
Main_Timer_15 timer_tclk_clk MAIN_PLL4.HSDIV2 1 TIMER15_CASCADE 0 0 197
Main_Timer_15 timer_tclk_clk MAIN_PLL2.HSDIV6 1 TIMER15_CASCADE 0 0 225
Main_Timer_15 timer_tclk_clk MAIN_PLL0.HSDIV8 1 TIMER15_CASCADE 0 0 250
Main_Timer_15 timer_tclk_clk MAIN_PLL3.HSDIV3 1 TIMER15_CASCADE 0 0 250
Main_Timer_15 timer_tclk_clk HFOSC1 1 TIMER15_CASCADE 0 0 [19.2 - 27]
Main_Timer_15 timer_tclk_clk HFOSC0 1 TIMER15_CASCADE 0 0 [19.2, 20, 24, 25, 26, 27]
Main_Timer_15 timer_tclk_clk CPTS0_RFT_CLK 1 TIMER15_CASCADE 0 0
Main_Timer_15 timer_tclk_clk EXT_REFCLK1 1 TIMER15_CASCADE 0 0
Main_Timer_15 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 TIMER15_CASCADE 0 0
Main_Timer_15 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 TIMER15_CASCADE 0 0
Main_Timer_15 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 TIMER15_CASCADE 0 0
Main_Timer_15 timer_tclk_clk RCOSC 1 TIMER15_CASCADE 0 0
Main_Timer_15 timer_tclk_clk MAIN_TIMER_14.TIMER_PWM 1 TIMER15_CASCADE 1 0
Main_Timer_16 timer_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_Timer_16 timer_tclk_clk HFOSC0 1 MAIN_TIMER_CLKSEL 0 16 [19.2, 20, 24, 25, 26, 27]
Main_Timer_16 timer_tclk_clk HFOSC1 1 MAIN_TIMER_CLKSEL 1 16 [19.2 - 27]
Main_Timer_16 timer_tclk_clk MAIN_PLL0.HSDIV8 1 MAIN_TIMER_CLKSEL 2 16 250
Main_Timer_16 timer_tclk_clk RCOSC 1 MAIN_TIMER_CLKSEL 3 16
Main_Timer_16 timer_tclk_clk MAIN_PLL3.HSDIV3 1 MAIN_TIMER_CLKSEL 4 16 250
Main_Timer_16 timer_tclk_clk MCU_EXT_REFCLK0 1 MAIN_TIMER_CLKSEL 5 16 100
Main_Timer_16 timer_tclk_clk EXT_REFCLK1 1 MAIN_TIMER_CLKSEL 6 16
Main_Timer_16 timer_tclk_clk LFXOSC 1 MAIN_TIMER_CLKSEL 7 16 0.032768
Main_Timer_16 timer_tclk_clk CPTS0_RFT_CLK 1 MAIN_TIMER_CLKSEL 8 16
Main_Timer_16 timer_tclk_clk MAIN_PLL1.HSDIV3 1 MAIN_TIMER_CLKSEL 9 16 192
Main_Timer_16 timer_tclk_clk MAIN_PLL2.HSDIV6 1 MAIN_TIMER_CLKSEL 10 16 225
Main_Timer_16 timer_tclk_clk MAIN_PLL4.HSDIV2 1 MAIN_TIMER_CLKSEL 11 16 197
Main_Timer_16 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 MAIN_TIMER_CLKSEL 12 16
Main_Timer_16 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 MAIN_TIMER_CLKSEL 13 16
Main_Timer_16 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 MAIN_TIMER_CLKSEL 14 16
Main_Timer_16 timer_tclk_clk LFXOSC 1 MAIN_TIMER16_AFS_EN 0 0 0.032768
Main_Timer_16 timer_tclk_clk MCU_EXT_REFCLK0 1 MAIN_TIMER16_AFS_EN 0 0 100
Main_Timer_16 timer_tclk_clk MAIN_PLL1.HSDIV3 1 MAIN_TIMER16_AFS_EN 0 0 192
Main_Timer_16 timer_tclk_clk MAIN_PLL4.HSDIV2 1 MAIN_TIMER16_AFS_EN 0 0 197
Main_Timer_16 timer_tclk_clk MAIN_PLL2.HSDIV6 1 MAIN_TIMER16_AFS_EN 0 0 225
Main_Timer_16 timer_tclk_clk MAIN_PLL0.HSDIV8 1 MAIN_TIMER16_AFS_EN 0 0 250
Main_Timer_16 timer_tclk_clk MAIN_PLL3.HSDIV3 1 MAIN_TIMER16_AFS_EN 0 0 250
Main_Timer_16 timer_tclk_clk HFOSC1 1 MAIN_TIMER16_AFS_EN 0 0 [19.2 - 27]
Main_Timer_16 timer_tclk_clk HFOSC0 1 MAIN_TIMER16_AFS_EN 0 0 [19.2, 20, 24, 25, 26, 27]
Main_Timer_16 timer_tclk_clk CPTS0_RFT_CLK 1 MAIN_TIMER16_AFS_EN 0 0
Main_Timer_16 timer_tclk_clk EXT_REFCLK1 1 MAIN_TIMER16_AFS_EN 0 0
Main_Timer_16 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 MAIN_TIMER16_AFS_EN 0 0
Main_Timer_16 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 MAIN_TIMER16_AFS_EN 0 0
Main_Timer_16 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 MAIN_TIMER16_AFS_EN 0 0
Main_Timer_16 timer_tclk_clk RCOSC 1 MAIN_TIMER16_AFS_EN 0 0
Main_Timer_16 timer_tclk_clk MCASP0_AFSR 1 MAIN_TIMER16_AFS_EN 1 0
Main_Timer_16 timer_tclk_clk MCASP0_AFSX 1 MAIN_TIMER16_AFS_EN 1 0
Main_Timer_16 timer_tclk_clk MCASP1_AFSR 1 MAIN_TIMER16_AFS_EN 1 0
Main_Timer_16 timer_tclk_clk MCASP1_AFSX 1 MAIN_TIMER16_AFS_EN 1 0
Main_Timer_16 timer_tclk_clk MCASP2_AFSR 1 MAIN_TIMER16_AFS_EN 1 0
Main_Timer_16 timer_tclk_clk MCASP2_AFSX 1 MAIN_TIMER16_AFS_EN 1 0
Main_Timer_16 timer_tclk_clk MCASP3_AFSR 1 MAIN_TIMER16_AFS_EN 1 0
Main_Timer_16 timer_tclk_clk MCASP3_AFSX 1 MAIN_TIMER16_AFS_EN 1 0
Main_Timer_16 timer_tclk_clk MCASP4_AFSR 1 MAIN_TIMER16_AFS_EN 1 0
Main_Timer_16 timer_tclk_clk MCASP4_AFSX 1 MAIN_TIMER16_AFS_EN 1 0
Main_Timer_16 timer_tclk_clk MCASP0_AFSR 1 MAIN_TIMER16_AFS_SEL 0 0
Main_Timer_16 timer_tclk_clk MCASP0_AFSX 1 MAIN_TIMER16_AFS_SEL 1 0
Main_Timer_16 timer_tclk_clk MCASP1_AFSR 1 MAIN_TIMER16_AFS_SEL 2 0
Main_Timer_16 timer_tclk_clk MCASP1_AFSX 1 MAIN_TIMER16_AFS_SEL 3 0
Main_Timer_16 timer_tclk_clk MCASP2_AFSR 1 MAIN_TIMER16_AFS_SEL 4 0
Main_Timer_16 timer_tclk_clk MCASP2_AFSX 1 MAIN_TIMER16_AFS_SEL 5 0
Main_Timer_16 timer_tclk_clk MCASP3_AFSR 1 MAIN_TIMER16_AFS_SEL 6 0
Main_Timer_16 timer_tclk_clk MCASP3_AFSX 1 MAIN_TIMER16_AFS_SEL 7 0
Main_Timer_16 timer_tclk_clk MCASP4_AFSR 1 MAIN_TIMER16_AFS_SEL 8 0
Main_Timer_16 timer_tclk_clk MCASP4_AFSX 1 MAIN_TIMER16_AFS_SEL 9 0
Main_Timer_17 timer_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_Timer_17 timer_tclk_clk HFOSC0 1 MAIN_TIMER_CLKSEL 0 17 [19.2, 20, 24, 25, 26, 27]
Main_Timer_17 timer_tclk_clk HFOSC1 1 MAIN_TIMER_CLKSEL 1 17 [19.2 - 27]
Main_Timer_17 timer_tclk_clk MAIN_PLL0.HSDIV8 1 MAIN_TIMER_CLKSEL 2 17 250
Main_Timer_17 timer_tclk_clk RCOSC 1 MAIN_TIMER_CLKSEL 3 17
Main_Timer_17 timer_tclk_clk MAIN_PLL3.HSDIV3 1 MAIN_TIMER_CLKSEL 4 17 250
Main_Timer_17 timer_tclk_clk MCU_EXT_REFCLK0 1 MAIN_TIMER_CLKSEL 5 17 100
Main_Timer_17 timer_tclk_clk EXT_REFCLK1 1 MAIN_TIMER_CLKSEL 6 17
Main_Timer_17 timer_tclk_clk LFXOSC 1 MAIN_TIMER_CLKSEL 7 17 0.032768
Main_Timer_17 timer_tclk_clk CPTS0_RFT_CLK 1 MAIN_TIMER_CLKSEL 8 17
Main_Timer_17 timer_tclk_clk MAIN_PLL1.HSDIV3 1 MAIN_TIMER_CLKSEL 9 17 192
Main_Timer_17 timer_tclk_clk MAIN_PLL2.HSDIV6 1 MAIN_TIMER_CLKSEL 10 17 225
Main_Timer_17 timer_tclk_clk MAIN_PLL4.HSDIV2 1 MAIN_TIMER_CLKSEL 11 17 197
Main_Timer_17 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 MAIN_TIMER_CLKSEL 12 17
Main_Timer_17 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 MAIN_TIMER_CLKSEL 13 17
Main_Timer_17 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 MAIN_TIMER_CLKSEL 14 17
Main_Timer_17 timer_tclk_clk LFXOSC 1 TIMER17_CASCADE 0 0 0.032768
Main_Timer_17 timer_tclk_clk MCU_EXT_REFCLK0 1 TIMER17_CASCADE 0 0 100
Main_Timer_17 timer_tclk_clk MAIN_PLL1.HSDIV3 1 TIMER17_CASCADE 0 0 192
Main_Timer_17 timer_tclk_clk MAIN_PLL4.HSDIV2 1 TIMER17_CASCADE 0 0 197
Main_Timer_17 timer_tclk_clk MAIN_PLL2.HSDIV6 1 TIMER17_CASCADE 0 0 225
Main_Timer_17 timer_tclk_clk MAIN_PLL0.HSDIV8 1 TIMER17_CASCADE 0 0 250
Main_Timer_17 timer_tclk_clk MAIN_PLL3.HSDIV3 1 TIMER17_CASCADE 0 0 250
Main_Timer_17 timer_tclk_clk HFOSC1 1 TIMER17_CASCADE 0 0 [19.2 - 27]
Main_Timer_17 timer_tclk_clk HFOSC0 1 TIMER17_CASCADE 0 0 [19.2, 20, 24, 25, 26, 27]
Main_Timer_17 timer_tclk_clk CPTS0_RFT_CLK 1 TIMER17_CASCADE 0 0
Main_Timer_17 timer_tclk_clk EXT_REFCLK1 1 TIMER17_CASCADE 0 0
Main_Timer_17 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 TIMER17_CASCADE 0 0
Main_Timer_17 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 TIMER17_CASCADE 0 0
Main_Timer_17 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 TIMER17_CASCADE 0 0
Main_Timer_17 timer_tclk_clk RCOSC 1 TIMER17_CASCADE 0 0
Main_Timer_17 timer_tclk_clk MAIN_TIMER_16.TIMER_PWM 1 TIMER17_CASCADE 1 0
Main_Timer_18 timer_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_Timer_18 timer_tclk_clk HFOSC0 1 MAIN_TIMER_CLKSEL 0 18 [19.2, 20, 24, 25, 26, 27]
Main_Timer_18 timer_tclk_clk HFOSC1 1 MAIN_TIMER_CLKSEL 1 18 [19.2 - 27]
Main_Timer_18 timer_tclk_clk MAIN_PLL0.HSDIV8 1 MAIN_TIMER_CLKSEL 2 18 250
Main_Timer_18 timer_tclk_clk RCOSC 1 MAIN_TIMER_CLKSEL 3 18
Main_Timer_18 timer_tclk_clk MAIN_PLL3.HSDIV3 1 MAIN_TIMER_CLKSEL 4 18 250
Main_Timer_18 timer_tclk_clk MCU_EXT_REFCLK0 1 MAIN_TIMER_CLKSEL 5 18 100
Main_Timer_18 timer_tclk_clk EXT_REFCLK1 1 MAIN_TIMER_CLKSEL 6 18
Main_Timer_18 timer_tclk_clk LFXOSC 1 MAIN_TIMER_CLKSEL 7 18 0.032768
Main_Timer_18 timer_tclk_clk CPTS0_RFT_CLK 1 MAIN_TIMER_CLKSEL 8 18
Main_Timer_18 timer_tclk_clk MAIN_PLL1.HSDIV3 1 MAIN_TIMER_CLKSEL 9 18 192
Main_Timer_18 timer_tclk_clk MAIN_PLL2.HSDIV6 1 MAIN_TIMER_CLKSEL 10 18 225
Main_Timer_18 timer_tclk_clk MAIN_PLL4.HSDIV2 1 MAIN_TIMER_CLKSEL 11 18 197
Main_Timer_18 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 MAIN_TIMER_CLKSEL 12 18
Main_Timer_18 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 MAIN_TIMER_CLKSEL 13 18
Main_Timer_18 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 MAIN_TIMER_CLKSEL 14 18
Main_Timer_18 timer_tclk_clk LFXOSC 1 MAIN_TIMER18_AFS_EN 0 0 0.032768
Main_Timer_18 timer_tclk_clk MCU_EXT_REFCLK0 1 MAIN_TIMER18_AFS_EN 0 0 100
Main_Timer_18 timer_tclk_clk MAIN_PLL1.HSDIV3 1 MAIN_TIMER18_AFS_EN 0 0 192
Main_Timer_18 timer_tclk_clk MAIN_PLL4.HSDIV2 1 MAIN_TIMER18_AFS_EN 0 0 197
Main_Timer_18 timer_tclk_clk MAIN_PLL2.HSDIV6 1 MAIN_TIMER18_AFS_EN 0 0 225
Main_Timer_18 timer_tclk_clk MAIN_PLL0.HSDIV8 1 MAIN_TIMER18_AFS_EN 0 0 250
Main_Timer_18 timer_tclk_clk MAIN_PLL3.HSDIV3 1 MAIN_TIMER18_AFS_EN 0 0 250
Main_Timer_18 timer_tclk_clk HFOSC1 1 MAIN_TIMER18_AFS_EN 0 0 [19.2 - 27]
Main_Timer_18 timer_tclk_clk HFOSC0 1 MAIN_TIMER18_AFS_EN 0 0 [19.2, 20, 24, 25, 26, 27]
Main_Timer_18 timer_tclk_clk CPTS0_RFT_CLK 1 MAIN_TIMER18_AFS_EN 0 0
Main_Timer_18 timer_tclk_clk EXT_REFCLK1 1 MAIN_TIMER18_AFS_EN 0 0
Main_Timer_18 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 MAIN_TIMER18_AFS_EN 0 0
Main_Timer_18 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 MAIN_TIMER18_AFS_EN 0 0
Main_Timer_18 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 MAIN_TIMER18_AFS_EN 0 0
Main_Timer_18 timer_tclk_clk RCOSC 1 MAIN_TIMER18_AFS_EN 0 0
Main_Timer_18 timer_tclk_clk MCASP0_AFSR 1 MAIN_TIMER18_AFS_EN 1 0
Main_Timer_18 timer_tclk_clk MCASP0_AFSX 1 MAIN_TIMER18_AFS_EN 1 0
Main_Timer_18 timer_tclk_clk MCASP1_AFSR 1 MAIN_TIMER18_AFS_EN 1 0
Main_Timer_18 timer_tclk_clk MCASP1_AFSX 1 MAIN_TIMER18_AFS_EN 1 0
Main_Timer_18 timer_tclk_clk MCASP2_AFSR 1 MAIN_TIMER18_AFS_EN 1 0
Main_Timer_18 timer_tclk_clk MCASP2_AFSX 1 MAIN_TIMER18_AFS_EN 1 0
Main_Timer_18 timer_tclk_clk MCASP3_AFSR 1 MAIN_TIMER18_AFS_EN 1 0
Main_Timer_18 timer_tclk_clk MCASP3_AFSX 1 MAIN_TIMER18_AFS_EN 1 0
Main_Timer_18 timer_tclk_clk MCASP4_AFSR 1 MAIN_TIMER18_AFS_EN 1 0
Main_Timer_18 timer_tclk_clk MCASP0_AFSR 1 MAIN_TIMER18_AFS_SEL 0 0
Main_Timer_18 timer_tclk_clk MCASP0_AFSX 1 MAIN_TIMER18_AFS_SEL 1 0
Main_Timer_18 timer_tclk_clk MCASP1_AFSR 1 MAIN_TIMER18_AFS_SEL 2 0
Main_Timer_18 timer_tclk_clk MCASP1_AFSX 1 MAIN_TIMER18_AFS_SEL 3 0
Main_Timer_18 timer_tclk_clk MCASP2_AFSR 1 MAIN_TIMER18_AFS_SEL 4 0
Main_Timer_18 timer_tclk_clk MCASP2_AFSX 1 MAIN_TIMER18_AFS_SEL 5 0
Main_Timer_18 timer_tclk_clk MCASP3_AFSR 1 MAIN_TIMER18_AFS_SEL 6 0
Main_Timer_18 timer_tclk_clk MCASP3_AFSX 1 MAIN_TIMER18_AFS_SEL 7 0
Main_Timer_18 timer_tclk_clk MCASP4_AFSR 1 MAIN_TIMER18_AFS_SEL 8 0
Main_Timer_18 timer_tclk_clk MCASP4_AFSR 1 MAIN_TIMER18_AFS_SEL 9 0
Main_Timer_19 timer_hclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_Timer_19 timer_tclk_clk HFOSC0 1 MAIN_TIMER_CLKSEL 0 19 [19.2, 20, 24, 25, 26, 27]
Main_Timer_19 timer_tclk_clk HFOSC1 1 MAIN_TIMER_CLKSEL 1 19 [19.2 - 27]
Main_Timer_19 timer_tclk_clk MAIN_PLL0.HSDIV8 1 MAIN_TIMER_CLKSEL 2 19 250
Main_Timer_19 timer_tclk_clk RCOSC 1 MAIN_TIMER_CLKSEL 3 19
Main_Timer_19 timer_tclk_clk MAIN_PLL3.HSDIV3 1 MAIN_TIMER_CLKSEL 4 19 250
Main_Timer_19 timer_tclk_clk MCU_EXT_REFCLK0 1 MAIN_TIMER_CLKSEL 5 19 100
Main_Timer_19 timer_tclk_clk EXT_REFCLK1 1 MAIN_TIMER_CLKSEL 6 19
Main_Timer_19 timer_tclk_clk LFXOSC 1 MAIN_TIMER_CLKSEL 7 19 0.032768
Main_Timer_19 timer_tclk_clk CPTS0_RFT_CLK 1 MAIN_TIMER_CLKSEL 8 19
Main_Timer_19 timer_tclk_clk MAIN_PLL1.HSDIV3 1 MAIN_TIMER_CLKSEL 9 19 192
Main_Timer_19 timer_tclk_clk MAIN_PLL2.HSDIV6 1 MAIN_TIMER_CLKSEL 10 19 225
Main_Timer_19 timer_tclk_clk MAIN_PLL4.HSDIV2 1 MAIN_TIMER_CLKSEL 11 19 197
Main_Timer_19 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 MAIN_TIMER_CLKSEL 12 19
Main_Timer_19 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 MAIN_TIMER_CLKSEL 13 19
Main_Timer_19 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 MAIN_TIMER_CLKSEL 14 19
Main_Timer_19 timer_tclk_clk LFXOSC 1 TIMER19_CASCADE 0 0 0.032768
Main_Timer_19 timer_tclk_clk MCU_EXT_REFCLK0 1 TIMER19_CASCADE 0 0 100
Main_Timer_19 timer_tclk_clk MAIN_PLL1.HSDIV3 1 TIMER19_CASCADE 0 0 192
Main_Timer_19 timer_tclk_clk MAIN_PLL4.HSDIV2 1 TIMER19_CASCADE 0 0 197
Main_Timer_19 timer_tclk_clk MAIN_PLL2.HSDIV6 1 TIMER19_CASCADE 0 0 225
Main_Timer_19 timer_tclk_clk MAIN_PLL0.HSDIV8 1 TIMER19_CASCADE 0 0 250
Main_Timer_19 timer_tclk_clk MAIN_PLL3.HSDIV3 1 TIMER19_CASCADE 0 0 250
Main_Timer_19 timer_tclk_clk HFOSC1 1 TIMER19_CASCADE 0 0 [19.2 - 27]
Main_Timer_19 timer_tclk_clk HFOSC0 1 TIMER19_CASCADE 0 0 [19.2, 20, 24, 25, 26, 27]
Main_Timer_19 timer_tclk_clk CPTS0_RFT_CLK 1 TIMER19_CASCADE 0 0
Main_Timer_19 timer_tclk_clk EXT_REFCLK1 1 TIMER19_CASCADE 0 0
Main_Timer_19 timer_tclk_clk MAIN_CPSW_0.CPTS_GENF0 1 TIMER19_CASCADE 0 0
Main_Timer_19 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF2 1 TIMER19_CASCADE 0 0
Main_Timer_19 timer_tclk_clk MAIN_NAVSS_0.CPTS0_GENF3 1 TIMER19_CASCADE 0 0
Main_Timer_19 timer_tclk_clk RCOSC 1 TIMER19_CASCADE 0 0
Main_Timer_19 timer_tclk_clk MAIN_TIMER_18.TIMER_PWM 1 TIMER19_CASCADE 1 0
Main_UART_0 fclk_clk MAIN_PLL1.HSDIV0 1 192
Main_UART_0 sclki_clk MAIN_TIEOFF LOW 1
Main_UART_0 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_UART_1 fclk_clk MAIN_PLL1.HSDIV0 1 192
Main_UART_1 sclki_clk MAIN_TIEOFF LOW 1
Main_UART_1 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_UART_2 fclk_clk MAIN_PLL1.HSDIV0 1 192
Main_UART_2 sclki_clk MAIN_TIEOFF LOW 1
Main_UART_2 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_UART_3 fclk_clk MAIN_PLL1.HSDIV0 1 192
Main_UART_3 sclki_clk MAIN_TIEOFF LOW 1
Main_UART_3 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_UART_4 fclk_clk MAIN_PLL1.HSDIV0 1 192
Main_UART_4 sclki_clk MAIN_TIEOFF LOW 1
Main_UART_4 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_UART_5 fclk_clk MAIN_PLL1.HSDIV0 1 192
Main_UART_5 sclki_clk MAIN_TIEOFF LOW 1
Main_UART_5 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_UART_6 fclk_clk MAIN_PLL1.HSDIV0 1 192
Main_UART_6 sclki_clk MAIN_TIEOFF LOW 1
Main_UART_6 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_UART_7 fclk_clk MAIN_PLL1.HSDIV0 1 192
Main_UART_7 sclki_clk MAIN_TIEOFF LOW 1
Main_UART_7 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_UART_8 fclk_clk MAIN_PLL1.HSDIV0 1 192
Main_UART_8 sclki_clk MAIN_TIEOFF LOW 1
Main_UART_8 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_UART_9 fclk_clk MAIN_PLL1.HSDIV0 1 192
Main_UART_9 sclki_clk MAIN_TIEOFF LOW 1
Main_UART_9 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_USB3p0SS_0 aclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_USB3p0SS_0 buf_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_USB3p0SS_0 clk_lpm_clk MAIN_PLL1.HSDIV7 1 24
Main_USB3p0SS_0 pclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_USB3p0SS_0 pipe_refclk MAIN_SERDES_0.IP3_LN3_REFCLK 1 USB0 SerDes refclk Mux 0 0
Main_USB3p0SS_0 pipe_refclk MAIN_SERDES_0.IP3_LN1_REFCLK 1 USB0 SerDes refclk Mux 1 0
Main_USB3p0SS_0 pipe_rxclk MAIN_SERDES_0.IP3_LN3_RXCLK 1 USB0 SerDes rxclk Mux 0 0
Main_USB3p0SS_0 pipe_rxclk MAIN_SERDES_0.IP3_LN1_RXCLK 1 USB0 SerDes rxclk Mux 1 0
Main_USB3p0SS_0 pipe_rxfclk MAIN_SERDES_0.IP3_LN3_RXFCLK 1 USB0 SerDes rxfclk Mux 0 0
Main_USB3p0SS_0 pipe_rxfclk MAIN_SERDES_0.IP3_LN1_RXFCLK 1 USB0 SerDes rxfclk Mux 1 0
Main_USB3p0SS_0 pipe_txfclk MAIN_SERDES_0.IP3_LN3_TXFCLK 1 USB0 SerDes txfclk Mux 0 0
Main_USB3p0SS_0 pipe_txfclk MAIN_SERDES_0.IP3_LN1_TXFCLK 1 USB0 SerDes txfclk Mux 1 0
Main_USB3p0SS_0 pipe_txmclk MAIN_SERDES_0.IP3_LN3_TXMCLK 1 USB0 SerDes txmclk Mux 0 0
Main_USB3p0SS_0 pipe_txmclk MAIN_SERDES_0.IP3_LN1_TXMCLK 1 USB0 SerDes txmclk Mux 1 0
Main_USB3p0SS_0 usb2_apb_pclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_USB3p0SS_0 usb2_refclock_clk HFOSC0 1 USB0_REFCLK_SEL 0 0 [19.2, 20, 24, 25, 26, 27]
Main_USB3p0SS_0 usb2_refclock_clk HFOSC1 1 USB0_REFCLK_SEL 1 0 [19.2 - 27]
Main_USB3p0SS_0 usb2_tap_tck MAIN_TAP_BS_JTAG__CLK 1
Main_AC_ECC_Aggr_6 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_AC_ECC_Aggr_9 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_CPT2_Aggr_AC_0 vclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_CPT2_Aggr_ACP_0 vclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_CPT2_Aggr_HC_0 vclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_CPT2_Aggr_MI_0 vclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_CPT2_Aggr_MV_0 vclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_CPT2_Aggr_RC_0 vclk_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_CPT2_Probe_ACP_SRAM_SLV_0 probe_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_CPT2_Probe_ACP_SRAM_SLV_0 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_CPT2_Probe_ACP_SRAM_SLV_1 probe_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_CPT2_Probe_ACP_SRAM_SLV_1 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_CPT2_Probe_DMPAC_AC_SRAM_SLV_0 probe_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_CPT2_Probe_DMPAC_AC_SRAM_SLV_0 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_CPT2_Probe_NAVSS_AC_DDR_SLV_0 probe_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_CPT2_Probe_NAVSS_AC_DDR_SLV_0 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_CPT2_Probe_NAVSS_AC_DDR_SLV_1 probe_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_CPT2_Probe_NAVSS_AC_DDR_SLV_1 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_CPT2_Probe_NAVSS_AC_DDR_SLV_2 probe_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_CPT2_Probe_NAVSS_AC_DDR_SLV_2 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_CPT2_Probe_NAVSS_AC_SRAM_SLV_0 probe_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_CPT2_Probe_NAVSS_AC_SRAM_SLV_0 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_CPT2_Probe_VPAC_AC_SRAM_SLV_0 probe_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_CPT2_Probe_VPAC_AC_SRAM_SLV_0 vbus_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_CTRL_MMR_0 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_DebugSS_0 atb_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_DebugSS_0 core_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_DebugSS_0 jtag_tck MAIN_TAP_BS_JTAG__CLK 1
Main_DebugSS_0 p1500_wrck main_dft_clk 1
Main_DebugSS_0 trexpt_clk MAIN_PLL2.HSDIV3 1 200
Main_ECC_Aggr_R5_0_0 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_ECC_Aggr_R5_0_1 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_ECC_Aggr_R5_1_0 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_ECC_Aggr_R5_1_1 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_EFUSE_CTRL_0 pll_ctrl_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_EFUSE_CTRL_0 wkup_osc0_clk HFOSC0 1 MAIN_eFUSE_SYSCLKSEL 0 0 [19.2, 20, 24, 25, 26, 27]
Main_EFUSE_CTRL_0 wkup_osc0_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 MAIN_eFUSE_SYSCLKSEL 1 0 125
Main_HC_ECC_Aggr_5 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_Infra_ECC_Aggr_0 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
MAIN_INTROUTER_CMP_EVENT_0 intr_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
MAIN_INTROUTER_GPIOMUX_0 intr_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_IP_ECC_Aggr_6 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_LVL_INTROUTER_Main2MCU_0 intr_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_NAVSS_ECC_Aggr_10 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_PBIST_AC_DMPAC clk1_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_DMPAC clk2_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_DMPAC clk3_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_DMPAC clk4_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_DMPAC clk5_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_DMPAC clk6_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_DMPAC clk7_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_DMPAC clk8_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_DMPAC tclk_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_EDP_DSI clk1_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_EDP_DSI clk2_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_EDP_DSI clk3_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_EDP_DSI clk4_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_EDP_DSI clk5_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_EDP_DSI clk6_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_EDP_DSI clk7_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_EDP_DSI clk8_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_PBIST_AC_EDP_DSI tclk_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_ENC_DEC clk1_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_ENC_DEC clk2_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_ENC_DEC clk3_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_ENC_DEC clk4_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_ENC_DEC clk5_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_ENC_DEC clk6_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_ENC_DEC clk7_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_ENC_DEC clk8_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_ENC_DEC tclk_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_VPAC clk1_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_VPAC clk2_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_VPAC clk3_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_VPAC clk4_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_VPAC clk5_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_VPAC clk6_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_VPAC clk7_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_VPAC clk8_clk MAIN_PBIST_CLK 1
Main_PBIST_AC_VPAC tclk_clk MAIN_PBIST_CLK 1
Main_PBIST_HC clk1_clk MAIN_PBIST_CLK 1
Main_PBIST_HC clk2_clk MAIN_PBIST_CLK 1
Main_PBIST_HC clk3_clk MAIN_PBIST_CLK 1
Main_PBIST_HC clk4_clk MAIN_PBIST_CLK 1
Main_PBIST_HC clk5_clk MAIN_PBIST_CLK 1
Main_PBIST_HC clk6_clk MAIN_PBIST_CLK 1
Main_PBIST_HC clk7_clk MAIN_PBIST_CLK 1
Main_PBIST_HC clk8_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_PBIST_HC tclk_clk MAIN_PBIST_CLK 1
Main_PBIST_Infra_0 clk1_clk MAIN_PBIST_CLK 1
Main_PBIST_Infra_0 clk2_clk MAIN_PBIST_CLK 1
Main_PBIST_Infra_0 clk3_clk MAIN_PBIST_CLK 1
Main_PBIST_Infra_0 clk4_clk MAIN_PBIST_CLK 1
Main_PBIST_Infra_0 clk5_clk MAIN_PBIST_CLK 1
Main_PBIST_Infra_0 clk6_clk MAIN_PBIST_CLK 1
Main_PBIST_Infra_0 clk7_clk MAIN_PBIST_CLK 1
Main_PBIST_Infra_0 clk8_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_PBIST_Infra_0 tclk_clk MAIN_PBIST_CLK 1
Main_PBIST_Infra_1 clk1_clk MAIN_PBIST_CLK 1
Main_PBIST_Infra_1 clk2_clk MAIN_PBIST_CLK 1
Main_PBIST_Infra_1 clk3_clk MAIN_PBIST_CLK 1
Main_PBIST_Infra_1 clk4_clk MAIN_PBIST_CLK 1
Main_PBIST_Infra_1 clk5_clk MAIN_PBIST_CLK 1
Main_PBIST_Infra_1 clk6_clk MAIN_PBIST_CLK 1
Main_PBIST_Infra_1 clk7_clk MAIN_PBIST_CLK 1
Main_PBIST_Infra_1 clk8_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_PBIST_Infra_1 tclk_clk MAIN_PBIST_CLK 1
Main_PBIST_NAVSS clk1_clk MAIN_PBIST_CLK 1
Main_PBIST_NAVSS clk2_clk MAIN_PBIST_CLK 1
Main_PBIST_NAVSS clk3_clk MAIN_PBIST_CLK 1
Main_PBIST_NAVSS clk4_clk MAIN_PBIST_CLK 1
Main_PBIST_NAVSS clk5_clk MAIN_PBIST_CLK 1
Main_PBIST_NAVSS clk6_clk MAIN_PBIST_CLK 1
Main_PBIST_NAVSS clk7_clk MAIN_PBIST_CLK 1
Main_PBIST_NAVSS clk8_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_PBIST_NAVSS tclk_clk MAIN_PBIST_CLK 1
Main_PBIST_Pulsar_0 clk1_clk MAIN_PBIST_CLK 1
Main_PBIST_Pulsar_0 clk2_clk MAIN_PBIST_CLK 1
Main_PBIST_Pulsar_0 clk3_clk MAIN_PBIST_CLK 1
Main_PBIST_Pulsar_0 clk4_clk MAIN_PBIST_CLK 1
Main_PBIST_Pulsar_0 clk5_clk MAIN_PBIST_CLK 1
Main_PBIST_Pulsar_0 clk6_clk MAIN_PBIST_CLK 1
Main_PBIST_Pulsar_0 clk7_clk MAIN_PBIST_CLK 1
Main_PBIST_Pulsar_0 clk8_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_PBIST_Pulsar_0 tclk_clk MAIN_PBIST_CLK 1
Main_PBIST_Pulsar_1 clk1_clk MAIN_PBIST_CLK 1
Main_PBIST_Pulsar_1 clk2_clk MAIN_PBIST_CLK 1
Main_PBIST_Pulsar_1 clk3_clk MAIN_PBIST_CLK 1
Main_PBIST_Pulsar_1 clk4_clk MAIN_PBIST_CLK 1
Main_PBIST_Pulsar_1 clk5_clk MAIN_PBIST_CLK 1
Main_PBIST_Pulsar_1 clk6_clk MAIN_PBIST_CLK 1
Main_PBIST_Pulsar_1 clk7_clk MAIN_PBIST_CLK 1
Main_PBIST_Pulsar_1 clk8_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_PBIST_Pulsar_1 tclk_clk MAIN_PBIST_CLK 1
Main_PLL_MMR_0 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_PLS_INTROUTER_Main2MCU_0 intr_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_PSC_Wrap_0 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_PSC_Wrap_0 slow_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 24 21
Main_RC_ECC_Aggr_4 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 2 250
Main_SEC_MMR_0 vbusp_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_TimeSync_INTROUTER_0 intr_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_SerDes_0 clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 4 125
Main_SerDes_0 cmn_refclk_m MAIN_SERDES_0_REFCLK_N 1
Main_SerDes_0 cmn_refclk_p MAIN_SERDES_0_REFCLK_P 1
Main_SerDes_0 core_ref_clk HFOSC0 1 SERDES0_CORE_REFCLK 0 0 [19.2, 20, 24, 25, 26, 27]
Main_SerDes_0 core_ref_clk HFOSC1 1 SERDES0_CORE_REFCLK 1 0 [19.2 - 27]
Main_SerDes_0 core_ref_clk MAIN_PLL3.HSDIV4 1 SERDES0_CORE_REFCLK 2 0 156
Main_SerDes_0 core_ref_clk MAIN_PLL2.HSDIV4 1 SERDES0_CORE_REFCLK 3 0 100
Main_SerDes_0 ip1_ln0_txclk MAIN_DSS_EDP_0.PHY_LN0_TXCLK 1
Main_SerDes_0 ip1_ln1_txclk MAIN_DSS_EDP_0.phy_ln1_txclk 1
Main_SerDes_0 ip1_ln2_txclk MAIN_DSS_EDP_0.phy_ln2_txclk 1 SerDes0_IP1_LN2_TXCLK 0 0
Main_SerDes_0 ip1_ln2_txclk MAIN_DSS_EDP_0.PHY_LN0_TXCLK 1 SerDes0_IP1_LN2_TXCLK 1 0
Main_SerDes_0 ip1_ln3_txclk MAIN_DSS_EDP_0.phy_ln3_txclk 1 SerDes0_IP1_LN3_TXCLK 0 0
Main_SerDes_0 ip1_ln3_txclk MAIN_DSS_EDP_0.phy_ln1_txclk 1 SerDes0_IP1_LN3_TXCLK 1 0
Main_SerDes_0 ip2_ln0_txclk MAIN_PCIE_0.pcie_lane0_txclk 1
Main_SerDes_0 ip2_ln1_txclk MAIN_PCIE_0.pcie_lane1_txclk 1
Main_SerDes_0 ip2_ln2_txclk MAIN_PCIE_0.pcie_lane2_txclk 1
Main_SerDes_0 ip2_ln3_txclk MAIN_PCIE_0.pcie_lane3_txclk 1
Main_SerDes_0 ip3_ln0_txclk MAIN_TIEOFF LOW 1
Main_SerDes_0 ip3_ln1_txclk Main_USB3p0SS_0.pipe_txclk 1
Main_SerDes_0 ip3_ln2_txclk MAIN_TIEOFF LOW 1
Main_SerDes_0 ip3_ln3_txclk Main_USB3p0SS_0.pipe_txclk 1
Main_SerDes_0 ip4_ln0_txclk Ivusr_dual_main_0.vusrx_ln0_txclk 1
Main_SerDes_0 ip4_ln1_txclk Ivusr_dual_main_0.vusrx_ln1_txclk 1
Main_SerDes_0 ip4_ln2_txclk Ivusr_dual_main_0.vusrx_ln2_txclk 1
Main_SerDes_0 ip4_ln3_txclk Ivusr_dual_main_0.vusrx_ln3_txclk 1
Main_SerDes_0 tap_tck MAIN_TAP_BS_JTAG__CLK 1
Main_Hyperlink_0 v0_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_Hyperlink_0 v0_rxpm_clk MAIN_HYPERLINK_0.RXPMCLK 1
Main_Hyperlink_0 v0_txfl_clk MAIN_HYPERLINK_0.TXFLCLK 1
Main_Hyperlink_0 v1_clk MAIN_SYSCLK0 (MAIN_PLL0.HSDIV0) 1 500
Main_Hyperlink_0 v1_rxpm_clk MAIN_HYPERLINK_1.RXPMCLK 1
Main_Hyperlink_0 v1_txfl_clk MAIN_HYPERLINK_1.TXFLCLK 1
Main_Hyperlink_0 vusrx_ln0_refclk MAIN_SERDES_0.ip4_ln0_refclk 1
Main_Hyperlink_0 vusrx_ln0_rxclk MAIN_SERDES_0.ip4_ln0_rxclk 1
Main_Hyperlink_0 vusrx_ln0_rxfclk MAIN_SERDES_0.ip4_ln0_rxfclk 1
Main_Hyperlink_0 vusrx_ln0_txfclk MAIN_SERDES_0.ip4_ln0_txfclk 1
Main_Hyperlink_0 vusrx_ln0_txmclk MAIN_SERDES_0.ip4_ln0_txmclk 1
Main_Hyperlink_0 vusrx_ln1_refclk MAIN_SERDES_0.ip4_ln1_refclk 1
Main_Hyperlink_0 vusrx_ln1_rxclk MAIN_SERDES_0.ip4_ln1_rxclk 1
Main_Hyperlink_0 vusrx_ln1_rxfclk MAIN_SERDES_0.ip4_ln1_rxfclk 1
Main_Hyperlink_0 vusrx_ln1_txfclk MAIN_SERDES_0.ip4_ln1_txfclk 1
Main_Hyperlink_0 vusrx_ln1_txmclk MAIN_SERDES_0.ip4_ln1_txmclk 1
Main_Hyperlink_0 vusrx_ln2_refclk MAIN_SERDES_0.ip4_ln2_refclk 1
Main_Hyperlink_0 vusrx_ln2_rxclk MAIN_SERDES_0.ip4_ln2_rxclk 1
Main_Hyperlink_0 vusrx_ln2_rxfclk MAIN_SERDES_0.ip4_ln2_rxfclk 1
Main_Hyperlink_0 vusrx_ln2_txfclk MAIN_SERDES_0.ip4_ln2_txfclk 1
Main_Hyperlink_0 vusrx_ln2_txmclk MAIN_SERDES_0.ip4_ln2_txmclk 1
Main_Hyperlink_0 vusrx_ln3_refclk MAIN_SERDES_0.ip4_ln3_refclk 1
Main_Hyperlink_0 vusrx_ln3_rxclk MAIN_SERDES_0.ip4_ln3_rxclk 1
Main_Hyperlink_0 vusrx_ln3_rxfclk MAIN_SERDES_0.ip4_ln3_rxfclk 1
Main_Hyperlink_0 vusrx_ln3_txfclk MAIN_SERDES_0.ip4_ln3_txfclk 1
Main_Hyperlink_0 vusrx_ln3_txmclk MAIN_SERDES_0.ip4_ln3_txmclk 1