SPRUJ42E March 2022 – October 2024 AM2631 , AM2631-Q1 , AM2632 , AM2632-Q1 , AM2634 , AM2634-Q1
PRODUCTION DATA
This register shows whether R5SS0 is in Lock step or Dual core mode.
Return to Summary Table
Instance Name | Physical Address |
---|---|
MSS_CTRL | 50D0 002Ch |
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
RESERVED | |||||||
NONE | |||||||
0h | |||||||
23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
RESERVED | |||||||
NONE | |||||||
0h | |||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
RESERVED | R5SS0_STATUS_REG_LOCK_STEP | ||||||
NONE | R | ||||||
0h | 0h | ||||||
7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RESERVED | R5SS0_STATUS_REG_MEMSWAP | ||||||
NONE | R | ||||||
0h | 0h |
Bit | Field | Type | Reset | Description |
---|---|---|---|---|
31:9 | RESERVED | NONE | 0h | Reserved |
8 | R5SS0_STATUS_REG_LOCK_STEP | R | 0h | Reading 1:confirms R5SS is in lockstep mode. Reading 0:confirms R5SS is in Dual-core mode. |
7:1 | RESERVED | NONE | 0h | Reserved |
0 | R5SS0_STATUS_REG_MEMSWAP | R | 0h | Reading 1:confirms ROM is Eclipsed from with RAM for R5. |