SPRUJ66A February   2023  – December 2023

 

  1.   1
  2.   Abstract
  3.   Trademarks
  4. 1EVM Revisions and Assembly Variants
  5. 2Inside the Box
  6. 3EMC, EMI, and ESD Compliance
  7. 4System Description
    1. 4.1 Key Features
      1. 4.1.1 Processor
      2. 4.1.2 Power Supply
      3. 4.1.3 Memory
      4. 4.1.4 JTAG Emulator
      5. 4.1.5 Supported Interfaces and Peripherals
      6. 4.1.6 Expansion Connectors Headers to Support Application Specific Add On Boards
    2. 4.2 Functional Block Diagram
    3. 4.3 AM62A Low Power SK EVM Interface Mapping
    4. 4.4 Power ON/OFF Procedures
      1. 4.4.1 Power-On Procedure
      2. 4.4.2 Power-Off Procedure
      3. 4.4.3 Power Test Points
    5. 4.5 Peripheral and Major Component Description
      1. 4.5.1  Clocking
        1. 4.5.1.1 Peripheral Ref Clock
      2. 4.5.2  Reset
      3. 4.5.3  CSI Interface
      4. 4.5.4  Audio Codec Interface
      5. 4.5.5  HDMI Display Interface
      6. 4.5.6  JTAG Interface
      7. 4.5.7  Test Automation Header
      8. 4.5.8  UART Interface
      9. 4.5.9  USB Interface
        1. 4.5.9.1 USB 2 0 Type A Interface
        2. 4.5.9.2 USB 2 0 Type C Interface
      10. 4.5.10 Memory Interfaces
        1. 4.5.10.1 LPDDR4 Interface
        2. 4.5.10.2 OSPI Interface
        3. 4.5.10.3 MMC Interfaces
          1. 4.5.10.3.1 MMC0 - eMMC Interface
          2. 4.5.10.3.2 MMC1 - Micro SD Interface
          3. 4.5.10.3.3 MMC2 - M.2 Key E Interface
        4. 4.5.10.4 Board ID EEPROM
      11. 4.5.11 Ethernet Interface
        1. 4.5.11.1 CPSW Ethernet PHY Default Configuration
      12. 4.5.12 GPIO Port Expander
      13. 4.5.13 GPIO Mapping
      14. 4.5.14 Power
        1. 4.5.14.1 Power Requirements
        2. 4.5.14.2 Power Input
        3. 4.5.14.3 Power Supply
        4. 4.5.14.4 AM62A SoC Power
        5. 4.5.14.5 Current Monitoring
      15. 4.5.15 AM62A Low Power SK EVM User Setup and Configuration
        1. 4.5.15.1 Boot Modes
        2. 4.5.15.2 User Test LEDs
      16. 4.5.16 Expansion Headers
        1. 4.5.16.1 User Expansion Connector
        2. 4.5.16.2 MCU Connector
      17. 4.5.17 I2C Address Mapping
  8. 5Revision History

4.5.3 CSI Interface

The CSI-2 signals from the AM62A SOC can be connected to a 22 pin FFC connector to interface a CSI-2 standard Camera Card/Module or to a MIPI Connector for FPD Link interface through a 12 Bit Mux/Demux. The FFC & the MIPI connector shares some common auxiliary inputs from the IO Expander.

Table 4 below contains 40 pin Camera MIPI connector pin-out.

GUID-20221013-SS0I-WRB0-MFM3-SXDT79S0GWWZ-low.png Figure 4-12 CSI Interface block diagram
Table 4-4 CSI Camera Connector (J1) Pinout
Pin No Pin Description Pin No Pin Description
1 NC 21 CSI0_MIPI_RXP3
2 CSI_MIPI_I2C2_SCL 22 CSI_MIPI_GPIO4
3 NC 23 CSI0_MIPI_RXN3
4 CSI_MIPI_I2C2_SDA 24 Ground
5 CSI0_MIPI_RXCLKP 25 NC
6 CSI_MIPI_GPIO0 26 NC
7 CSI0_MIPI_RXCLKN 27 NC
8 CSI_MIPI_GPIO1 28 NC
9 CSI0_MIPI_RXP0 29 NC
10 CSI_REFCLK 30 VCC_3V3_SYS
11 CSI0_MIPI_RXN0 31 NC
12 Ground 32 VCC_3V3_SYS
13 CSI0_MIPI_RXP1 33 NC
14 CSI_MIPI_RSTz 34 VCC_3V3_SYS
15 CSI0_MIPI_RXN1 35 NC
16 Ground 36 VCC_3V3_SYS
17 CSI0_MIPI_RXP2 37 NC
18 CSI_MIPI_GPIO2 38 VCC_CSI_IO
19 CSI0_MIPI_RXN2 39 NC
20 CSI_MIPI_GPIO3 40 VCC_CSI_IO