SPRUJD8 June 2024
This sections provides additional details on the EVM design and processor connections. The top level block diagram shows the overall connectivity of the EVM (Section 1.4).