SPRZ506D October   2022  – December 2024 TMS320F2800132 , TMS320F2800133 , TMS320F2800135 , TMS320F2800137

 

  1.   1
  2.   TMS320F28003x Real-Time MCUs Silicon ErrataSilicon Revision 0
  3. 1Usage Notes and Advisories Matrices
    1. 1.1 Usage Notes Matrix
    2. 1.2 Advisories Matrix
  4. 2Nomenclature, Package Symbolization, and Revision Identification
    1. 2.1 Device and Development-Support Tool Nomenclature
    2. 2.2 Devices Supported
    3. 2.3 Package Symbolization and Revision Identification
  5. 3Silicon Revision C Usage Notes and Advisories
    1. 3.1 Silicon Revision C Usage Notes
      1. 3.1.1 PIE: Spurious Nested Interrupt After Back-to-Back PIEACK Write and Manual CPU Interrupt Mask Clear
      2. 3.1.2 Caution While Using Nested Interrupts
      3. 3.1.3 Security: The primary layer of defense is securing the boundary of the chip, which begins with enabling JTAGLOCK and Zero-pin Boot to Flash feature
    2. 3.2 Silicon Revision C Advisories
      1.      Advisory
      2.      Advisory
      3.      Advisory
      4.      Advisory
      5.      Advisory
      6.      Advisory
      7.      Advisory
      8. 3.2.1 Advisory
      9.      Advisory
      10. 3.2.2 Advisory
      11. 3.2.3 Advisory
      12.      Advisory
      13.      Advisory
      14.      Advisory
      15.      Advisory
      16. 3.2.4 Advisory
      17.      Advisory
      18. 3.2.5 Advisory
      19.      Advisory
  6. 4Silicon Revision B Usage Notes and Advisories
    1. 4.1 Silicon Revision B Usage Notes
    2. 4.2 Silicon Revision B Advisories
  7. 5Silicon Revision A Usage Notes and Advisories
    1. 5.1 Silicon Revision A Usage Notes
    2. 5.2 Silicon Revision A Advisories
  8. 6Silicon Revision 0 Usage Notes and Advisories
    1. 6.1 Silicon Revision 0 Usage Notes
    2. 6.2 Silicon Revision 0 Advisories
  9. 7Documentation Support
  10. 8Trademarks
  11. 9Revision History

2.3 Package Symbolization and Revision Identification

Figure 2-1, Figure 2-2, Figure 2-3, and Figure 2-4 show the package symbolization. Table 2-1 lists the silicon revision codes.

TMS320F2800137 TMS320F2800135 TMS320F2800133 TMS320F2800132 Package Symbolization for PM Package Figure 2-1 Package Symbolization for PM Package
TMS320F2800137 TMS320F2800135 TMS320F2800133 TMS320F2800132 Package Symbolization for PT Package Figure 2-2 Package Symbolization for PT Package
TMS320F2800137 TMS320F2800135 TMS320F2800133 TMS320F2800132 Package Symbolization for RGZ Package Figure 2-3 Package Symbolization for RGZ Package
TMS320F2800137 TMS320F2800135 TMS320F2800133 TMS320F2800132 Package Symbolization for RHB Package Figure 2-4 Package Symbolization for RHB Package
Table 2-1 Revision Identification
SILICON REVISION CODESILICON REVISIONREVID(1)
Address: 0x5D00C		COMMENTS(2)
Blank00x0000 0001This silicon revision is available as TMX.
A A 0x0000 0002 This silicon revision is available as TMX.
B B 0x0000 0003 This silicon revision is available as TMS. Revisions B and C are functionally equivalent.
C C 0x0000 0004 This silicon revision is available as TMS. Revisions B and C are functionally equivalent.
(1) Silicon Revision ID
(2) For orderable device numbers, see the PACKAGING INFORMATION table in the TMS320F280013x Real-Time Microcontrollers data sheet.