Natasha Novik
What does an interning doctor diagnose if he sees symptoms he has never read about in a medical handbook? A similar question can be asked of an integrated circuit (IC) validation engineer early in his career. Indeed, like a doctor, a validation engineer is assigned to evaluate the “state of health” of an IC and to make the correct “diagnosis,” which sometimes requires a deep understanding of the device “anatomy,” combined with practical experience.
A physician may begin an examination by monitoring the patient’s heartbeat. A validation engineer of a switched-mode DC/DC converter also monitors heartbeats: the switching node. But what if the switching waveform does not look like what most textbooks show? Does that indicate some kind of device “disease,” or can the engineer interpret the state as normal?
Another Waveform Audit blog "My boost converter has an off-ramp!" already explained one surprising behavior of a switching node, so in this post I will talk about “rabbit ears” – a “symptom” occurring as small bumps during switch-node toggling.
Consider a synchronous buck converter (Figure 1) operating in continuous conduction mode. At t1 (Figure 2), the low-side switch turns off and the high-side switch turns on. From t1 to t2, the high-side switch is on and Vsw is equal to VIN (neglecting RDS(on) losses). During this time, the inductor current is increasing. At t2, the high-side switch turns off, the low-side switch turns on and the inductor current starts to flow through it. From t2 to t3, the low-side switch is on, Vsw is equal to GND (neglecting RDS(on) losses). During this time, the inductor current is decreasing. At t3, the cycle starts again.
You can find typical waveform diagrams of the switching pin and inductor current shown in Figure 2 in most literature. If you go to the lab and take measurements, however, you will see that the oscilloscope picture (Figure 3) can look a bit different – it can show “rabbit ears” on the switching node at switching moments. What causes this?
The secret is that the simple model shown in Figure 2 does not take into account the switching dynamics. In reality, the transition between switching phases is not instantaneous. Several nanoseconds are required to turn the transistors of the output stage on and off. To avoid cross-conduction between the switches, one should open before another starts to close. The time when both transistors are off (open) is called “dead time.”
Where does the current flow when both switches are off? In fact, metal-oxide semiconductor field-effect transistors (MOSFETs) have a parasitic body diode between the drain and the source (Figure 4), so during dead time the inductor current flows through the body diode of one of the switches. Within this time, the amplitude of the switching node increases by a value approximately equal to the diode’s forward voltage drop. This increase in amplitude shows up in the switch-node waveform as a rabbit ear.
The position of rabbit ears depends on the direction of inductor current at the moment of switching. In most applications, a buck converter sources the current. But there are applications where a buck converter should be able to sink current as well. For example, the TPS65175, a fully programmable liquid crystal display (LCD) bias IC, integrates an HVDD buck converter that can both sink and source current.
Figure 5 summarizes five cases of different positions of rabbit ears for synchronous buck converters.
If switching nodes were heartbeats and validation engineers were physicians, they would diagnose the presence of rabbit ears as normal. Rabbit ears do lead to a slight efficiency reduction, as some energy is lost during body diode conduction. The challenge then becomes how to optimize the switching time for switched-mode DC/DC converters.
One last thing – do not mix up rabbit ears with the ringing effect described in the Analog Applications Journal article, “Controlling switch-node ringing in synchronous buck converters,” or with the switching spikes caused by bad probe techniques.
Additional resources:
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated