Loading [MathJax]/jax/output/SVG/fonts/TeX/fontdata.js

Menu
Product
Email
PDF
Order now

CC13x2, CC26x2 SimpleLink™ Wireless MCU
- SWCU185G January 2018 – June 2024 CC1312PSIP , CC1312R , CC1352P , CC1352R , CC2642R , CC2642R-Q1 , CC2652P , CC2652PSIP , CC2652R , CC2652RB , CC2652RSIP , CC2662R-Q1

CONTENTS
SEARCH

CC13x2, CC26x2 SimpleLink™ Wireless MCU

1
Read This First
1. About This Manual
2. Devices
3. Register, Field, and Bit Calls
4. Related Documentation
5. 1.1 Trademarks
2 Architectural Overview
1. 2.1 Target Applications
2. 2.2 Overview
3. 2.3 Functional Overview
3 Arm® Cortex®-M4F Processor
1. 3.1 Arm® Cortex®-M4F Processor Introduction
2. 3.2 Block Diagram
3. 3.3 Overview
4. 3.4 Programming Model
5. 3.5 Arm® Cortex®-M4F Core Registers
  1. 3.5.1 Core Register Map
  2. 3.5.2 Core Register Descriptions
6. 3.6 Instruction Set Summary
7. 3.7 Floating Point Unit (FPU)
8. 3.8 Memory Protection Unit (MPU)
9. 3.9 Arm® Cortex®-M4F Processor Registers
4 Memory Map
1. 4.1 Memory Map
5 Arm® Cortex®-M4F Peripherals
1. 5.1 Arm® Cortex®-M4F Peripherals Introduction
2. 5.2 Functional Description
6 Interrupts and Events
1. 6.1 Exception Model
2. 6.2 Fault Handling
3. 6.3 Event Fabric
  1. 6.3.1 Introduction
  2. 6.3.2 Event Fabric Overview
    1. 6.3.2.1 Registers
4. 6.4 AON Event Fabric
  1. 6.4.1 Common Input Event List
  2. 6.4.2 Event Subscribers
5. 6.5 MCU Event Fabric
  1. 6.5.1 Common Input Event List
  2. 6.5.2 Event Subscribers
6. 6.6 AON Events
7. 6.7 Interrupts and Events Registers
  1. 6.7.1 AON_EVENT Registers
  2. 6.7.2 EVENT Registers
7 JTAG Interface
1. 7.1 Top-Level Debug System
2. 7.2 cJTAG
  1. 7.2.1 cJTAG Commands
    1. 7.2.1.1 Mandatory Commands
  2. 7.2.2 Programming Sequences
3. 7.3 ICEPick
4. 7.4 ICEMelter
5. 7.5 Serial Wire Viewer (SWV)
6. 7.6 Halt In Boot (HIB)
7. 7.7 Debug and Shutdown
8. 7.8 Debug Features Supported Through WUC TAP
9. 7.9 Profiler Register
10. 7.10 Boundary Scan
8 Power, Reset, and Clock Management (PRCM)
1. 8.1 Introduction
2. 8.2 System CPU Mode
3. 8.3 Supply System
  1. 8.3.1 Internal DC/DC Converter and Global LDO
4. 8.4 Digital Power Partitioning
  1. 8.4.1 MCU_VD
    1. 8.4.1.1 MCU_VD Power Domains
  2. 8.4.2 AON_VD
    1. 8.4.2.1 AON_VD Power Domains
5. 8.5 Clock Management
6. 8.6 Power Modes
7. 8.7 Reset
8. 8.8 PRCM Registers
9 Versatile Instruction Memory System (VIMS)
1. 9.1 Introduction
2. 9.2 VIMS Configurations
3. 9.3 VIMS Software Remarks
  1. 9.3.1 FLASH Program or Update
  2. 9.3.2 VIMS Retention
4. 9.4 ROM
5. 9.5 FLASH
6. 9.6 ROM Functions
7. 9.7 VIMS Registers
  1. 9.7.1 FLASH Registers
  2. 9.7.2 VIMS Registers
10SRAM
1. 10.1 Introduction
2. 10.2 Main Features
3. 10.3 Data Retention
4. 10.4 Parity and SRAM Error Support
5. 10.5 SRAM Auto-Initialization
6. 10.6 Parity Debug Behavior
7. 10.7 SRAM Registers
  1. 10.7.1 SRAM_MMR Registers
  2. 10.7.2 SRAM Registers
11Bootloader
1. 11.1 Bootloader Functionality
  1. 11.1.1 Bootloader Disabling
  2. 11.1.2 Bootloader Backdoor
2. 11.2 Bootloader Interfaces
12Device Configuration
1. 12.1 Customer Configuration (CCFG)
2. 12.2 CCFG Registers
  1. 12.2.1 CCFG Registers
3. 12.3 Factory Configuration (FCFG)
4. 12.4 FCFG Registers
  1. 12.4.1 FCFG1 Registers
13Cryptography
1. 13.1 AES and Hash Cryptoprocessor Introduction
2. 13.2 Functional Description
  1. 13.2.1 Debug Capabilities
  2. 13.2.2 Exception Handling
3. 13.3 Power Management and Sleep Modes
4. 13.4 Hardware Description
5. 13.5 Module Description
6. 13.6 AES Module Performance
  1. 13.6.1 Introduction
  2. 13.6.2 Performance for DMA-Based Operations
7. 13.7 Programming Guidelines
8. 13.8 Conventions and Compliances
  1. 13.8.1 Conventions Used in This Manual
    1. 13.8.1.1 Terminology
    2. 13.8.1.2 Formulas and Nomenclature
  2. 13.8.2 Compliance
9. 13.9 Cryptography Registers
  1. 13.9.1 CRYPTO Registers
14I/O Controller (IOC)
1. 14.1 Introduction
2. 14.2 IOC Overview
3. 14.3 I/O Mapping and Configuration
4. 14.4 Edge Detection on DIO Pins
  1. 14.4.1 Configure DIO as GPIO Input to Generate Interrupt on EDGE DETECT
5. 14.5 Unused I/O Pins
6. 14.6 GPIO
7. 14.7 I/O Pin Capability
8. 14.8 Peripheral PORTIDs
9. 14.9 I/O Pins
  1. 14.9.1 Input/Output Modes
    1. 14.9.1.1 Physical Pin
    2. 14.9.1.2 Pin Configuration
10. 14.10 IOC Registers
15Micro Direct Memory Access (µDMA)
1. 15.1 μDMA Introduction
2. 15.2 Block Diagram
3. 15.3 Functional Description
4. 15.4 Initialization and Configuration
  1. 15.4.1 Module Initialization
  2. 15.4.2 Configuring a Memory-to-Memory Transfer
5. 15.5 µDMA Registers
  1. 15.5.1 UDMA Registers
16Timers
1. 16.1 General-Purpose Timers
2. 16.2 Block Diagram
3. 16.3 Functional Description
4. 16.4 Initialization and Configuration
5. 16.5 GPTM Registers
  1. 16.5.1 GPT Registers
17Real-Time Clock (RTC)
1. 17.1 Introduction
2. 17.2 Functional Specifications
3. 17.3 RTC Register Information
4. 17.4 RTC Registers
  1. 17.4.1 AON_RTC Registers
18Watchdog Timer (WDT)
1. 18.1 Introduction
2. 18.2 Functional Description
3. 18.3 Initialization and Configuration
4. 18.4 WDT Registers
  1. 18.4.1 WDT Registers
19True Random Number Generator (TRNG)
1. 19.1 Introduction
2. 19.2 Block Diagram
3. 19.3 TRNG Software Reset
4. 19.4 Interrupt Requests
5. 19.5 TRNG Operation Description
6. 19.6 TRNG Low-Level Programing Guide
  1. 19.6.1 Initialization
7. 19.7 TRNG Registers
  1. 19.7.1 TRNG Registers
20AUX Domain Sensor Controller and Peripherals
1. 20.1 Introduction
  1. 20.1.1 AUX Block Diagram
2. 20.2 Power and Clock Management
3. 20.3 Sensor Controller
  1. 20.3.1 Sensor Controller Studio
  2. 20.3.2 Sensor Controller Engine (SCE)
4. 20.4 Digital Peripheral Modules
5. 20.5 Analog Peripheral Modules
6. 20.6 Event Routing and Usage
7. 20.7 Sensor Controller Alias Register Space
8. 20.8 AUX Domain Sensor Controller and Peripherals Registers
21Battery Monitor and Temperature Sensor (BATMON)
1. 21.1 Introduction
2. 21.2 Functional Description
3. 21.3 BATMON Registers
  1. 21.3.1 AON_BATMON Registers
22Universal Asynchronous Receiver/Transmitter (UART)
1. 22.1 Introduction
2. 22.2 Block Diagram
3. 22.3 Signal Description
4. 22.4 Functional Description
5. 22.5 Interface to DMA
6. 22.6 Initialization and Configuration
7. 22.7 UART Registers
  1. 22.7.1 UART Registers
23Synchronous Serial Interface (SSI)
1. 23.1 Introduction
2. 23.2 Block Diagram
3. 23.3 Signal Description
4. 23.4 Functional Description
5. 23.5 DMA Operation
6. 23.6 Initialization and Configuration
7. 23.7 SSI Registers
  1. 23.7.1 SSI Registers
24Inter-Integrated Circuit (I2C)
1. 24.1 Introduction
2. 24.2 Block Diagram
3. 24.3 Functional Description
4. 24.4 Initialization and Configuration
5. 24.5 I2C Registers
  1. 24.5.1 I2C Registers
25Inter-IC Sound (I2S)
1. 25.1 Introduction
2. 25.2 Block Diagram
3. 25.3 Signal Description
4. 25.4 Functional Description
5. 25.5 Memory Interface
6. 25.6 Samplestamp Generator
7. 25.7 Error Detection
8. 25.8 Usage
  1. 25.8.1 Start-Up Sequence
  2. 25.8.2 Shutdown Sequence
9. 25.9 I2S Registers
  1. 25.9.1 I2S Registers
26Radio
1. 26.1 RF Core
  1. 26.1.1 High-Level Description and Overview
2. 26.2 Radio Doorbell
3. 26.3 RF Core HAL
4. 26.4 Data Queue Usage
  1. 26.4.1 Operations on Data Queues Available Only for Internal Radio CPU Operations
  2. 26.4.2 Radio CPU Usage Model
    1. 26.4.2.1 Receive Queues
    2. 26.4.2.2 Transmit Queues
5. 26.5 IEEE 802.15.4
6. 26.6 Bluetooth® low energy
  1. 26.6.1 Bluetooth® low energy Commands
  2. 26.6.2 Interrupts
7. 26.7 Data Handling
  1. 26.7.1 Receive Buffers
  2. 26.7.2 Transmit Buffers
8. 26.8 Radio Operation Command Descriptions
9. 26.9 Immediate Commands
  1. 26.9.1 Update Advertising Payload Command
10. 26.10 Proprietary Radio
11. 26.11 Radio Registers
27Revision History
IMPORTANT NOTICE

Full reading width

Technical Reference Manual

CC13x2, CC26x2 SimpleLink™ Wireless MCU

Read This First

This technical reference manual provides information about how to use the CC13x2 and CC26x2 SimpleLink™ ultra-low power wireless microcontroller (MCU). The CC26x2 and the CC13x2 device platforms share the same MCU architecture and most of the peripherals. The radio in the CC26x2 device operates in the 2.4 GHz ISM frequency band, while the radio in the CC13x2 device is designed for use in the Sub-1 GHz frequency bands. The CC1352 device is a multi-band wireless MCU and can operate both in the Sub-1 GHz and 2.4 GHz bands. This document covers the whole platform of devices, so refer to the individual device data sheets for supported modules and features.

About This Manual

This document is organized into sections that correspond to each major feature; it explains the features and functionality of each module, and it also explains how to use them. For each feature, references are given to the documentation for the driver of the corresponding operating systems. This document does not contain performance characteristics of the device or modules, which are gathered in the corresponding device data sheets. This manual is intended for system software developers, hardware designers, and application developers.

Devices

The CC13x2 and CC26x2 device platform includes both 2.4 GHz (CC26x2 and CC1352) and
Sub-1 GHz (CC13x2) radios along with a variety of different memory sizes, peripherals, and package options. All devices are centered around an Arm®Cortex®-M4F series processor that handles the application layer and protocol stack, as well as an autonomous radio core centered around an Arm^® Cortex^®-M0 processor that handles all the low-level radio control and processing. Network processor options are available.

The availability of a wide range of different radio and MCU system combinations makes these device families very well suited for almost any low-power RF node implementation.

Register, Field, and Bit Calls

The naming convention applied for a call consists of:

For a register call: <Module name>.<Register name>; for example: UART.UASR
For a bit field call:
- <Module name>.<Register name>[End:Start] <Field name> field; for example, UART.UASR[4:0] SPEED bit field
- <Field name> field <Module name>.<Register name>[End:Start]; for example, SPEED bit field UART.UASR[4:0]
For a bit call:
- <Module name>.<Register name>[pos] <Bit name> bit; for example, UART.UASR[5] BIT_BY_CHAR bit
- <Bit name> bit <Module name>.<Register name>[pos]; for example, BIT_BY_CHAR bit UART.UASR[5]