SWCU192 November 2021 CC1312R7 , CC1352P7 , CC2652P7 , CC2652R7
#RFCORE_IG_RDBELL_RFCORE_IG_RDBELL_MAP_RDBELL_TABLE_1 lists the memory-mapped registers for the RFC_DBELL registers. All register offset addresses not listed in #RFCORE_IG_RDBELL_RFCORE_IG_RDBELL_MAP_RDBELL_TABLE_1 should be considered as reserved locations and the register contents should not be modified.
Complex bit access types are encoded to fit into small table cells. #RFCORE_IG_RDBELL_RFCORE_IG_RDBELL_MAP_RDBELL_LEGEND shows the codes that are used for access types in this section.
| Access Type | Code | Description |
|---|---|---|
| Read Type | ||
| R | R | Read |
| Write Type | ||
| W | W | Write |
| Reset or Default Value | ||
| -n | Value after reset or the default value | |
CMDR is shown in #RFCORE_IG_RDBELL_RFCORE_IG_RDBELL_MAP_RDBELL_RFCORE_IG_RDBELL_ALL_CMDR_FIGURE and described in #RFCORE_IG_RDBELL_RFCORE_IG_RDBELL_MAP_RDBELL_RFCORE_IG_RDBELL_ALL_CMDR_TABLE.
Return to the Summary Table.
Doorbell Command Register
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CMD | |||||||||||||||||||||||||||||||
| R/W-0h | |||||||||||||||||||||||||||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31-0 | CMD | R/W | 0h | Command register. Raises an interrupt to the Command and packet engine (CPE) upon write. |
CMDSTA is shown in #RFCORE_IG_RDBELL_RFCORE_IG_RDBELL_MAP_RDBELL_RFCORE_IG_RDBELL_ALL_CMDSTA_FIGURE and described in #RFCORE_IG_RDBELL_RFCORE_IG_RDBELL_MAP_RDBELL_RFCORE_IG_RDBELL_ALL_CMDSTA_TABLE.
Return to the Summary Table.
Doorbell Command Status Register
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| STAT | |||||||||||||||||||||||||||||||
| R-0h | |||||||||||||||||||||||||||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31-0 | STAT | R | 0h | Status of the last command used |
RFHWIFG is shown in #RFCORE_IG_RDBELL_RFCORE_IG_RDBELL_MAP_RDBELL_RFCORE_IG_RDBELL_ALL_RFHWIFG_FIGURE and described in #RFCORE_IG_RDBELL_RFCORE_IG_RDBELL_MAP_RDBELL_RFCORE_IG_RDBELL_ALL_RFHWIFG_TABLE.
Return to the Summary Table.
Interrupt Flags From RF Hardware Modules
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| R-0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RATCH7 | RATCH6 | RATCH5 | RATCH4 | |||
| R-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | |||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RATCH3 | RATCH2 | RATCH1 | RATCH0 | RFESOFT2 | RFESOFT1 | RFESOFT0 | RFEDONE |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | TRCTK | MDMSOFT | MDMOUT | MDMIN | MDMDONE | FSCA | RESERVED |
| R-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R-0h |
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31-20 | RESERVED | R | 0h | Reserved |
| 19 | RATCH7 | R/W | 0h | Radio timer channel 7 interrupt flag. Write zero to clear flag. Write to one has no effect. |
| 18 | RATCH6 | R/W | 0h | Radio timer channel 6 interrupt flag. Write zero to clear flag. Write to one has no effect. |
| 17 | RATCH5 | R/W | 0h | Radio timer channel 5 interrupt flag. Write zero to clear flag. Write to one has no effect. |
| 16 | RATCH4 | R/W | 0h | Radio timer channel 4 interrupt flag. Write zero to clear flag. Write to one has no effect. |
| 15 | RATCH3 | R/W | 0h | Radio timer channel 3 interrupt flag. Write zero to clear flag. Write to one has no effect. |
| 14 | RATCH2 | R/W | 0h | Radio timer channel 2 interrupt flag. Write zero to clear flag. Write to one has no effect. |
| 13 | RATCH1 | R/W | 0h | Radio timer channel 1 interrupt flag. Write zero to clear flag. Write to one has no effect. |
| 12 | RATCH0 | R/W | 0h | Radio timer channel 0 interrupt flag. Write zero to clear flag. Write to one has no effect. |
| 11 | RFESOFT2 | R/W | 0h | RF engine software defined interrupt 2 flag. Write zero to clear flag. Write to one has no effect. |
| 10 | RFESOFT1 | R/W | 0h | RF engine software defined interrupt 1 flag. Write zero to clear flag. Write to one has no effect. |
| 9 | RFESOFT0 | R/W | 0h | RF engine software defined interrupt 0 flag. Write zero to clear flag. Write to one has no effect. |
| 8 | RFEDONE | R/W | 0h | RF engine command done interrupt flag. Write zero to clear flag. Write to one has no effect. |
| 7 | RESERVED | R | 0h | Reserved |
| 6 | TRCTK | R/W | 0h | Debug tracer system tick interrupt flag. Write zero to clear flag. Write to one has no effect. |
| 5 | MDMSOFT | R/W | 0h | Modem software defined interrupt flag. Write zero to clear flag. Write to one has no effect. |
| 4 | MDMOUT | R/W | 0h | Modem FIFO output interrupt flag. Write zero to clear flag. Write to one has no effect. |
| 3 | MDMIN | R/W | 0h | Modem FIFO input interrupt flag. Write zero to clear flag. Write to one has no effect. |
| 2 | MDMDONE | R/W | 0h | Modem command done interrupt flag. Write zero to clear flag. Write to one has no effect. |
| 1 | FSCA | R/W | 0h | Frequency synthesizer calibration accelerator interrupt flag. Write zero to clear flag. Write to one has no effect. |
| 0 | RESERVED | R | 0h | Reserved |
RFHWIEN is shown in #RFCORE_IG_RDBELL_RFCORE_IG_RDBELL_MAP_RDBELL_RFCORE_IG_RDBELL_ALL_RFHWIEN_FIGURE and described in #RFCORE_IG_RDBELL_RFCORE_IG_RDBELL_MAP_RDBELL_RFCORE_IG_RDBELL_ALL_RFHWIEN_TABLE.
Return to the Summary Table.
Interrupt Enable For RF Hardware Modules
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| R-0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | RATCH7 | RATCH6 | RATCH5 | RATCH4 | |||
| R-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | |||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RATCH3 | RATCH2 | RATCH1 | RATCH0 | RFESOFT2 | RFESOFT1 | RFESOFT0 | RFEDONE |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | TRCTK | MDMSOFT | MDMOUT | MDMIN | MDMDONE | FSCA | RESERVED |
| R-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R-0h |
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31-20 | RESERVED | R | 0h | Reserved |
| 19 | RATCH7 | R/W | 0h | Interrupt enable for RFHWIFG.RATCH7. |
| 18 | RATCH6 | R/W | 0h | Interrupt enable for RFHWIFG.RATCH6. |
| 17 | RATCH5 | R/W | 0h | Interrupt enable for RFHWIFG.RATCH5. |
| 16 | RATCH4 | R/W | 0h | Interrupt enable for RFHWIFG.RATCH4. |
| 15 | RATCH3 | R/W | 0h | Interrupt enable for RFHWIFG.RATCH3. |
| 14 | RATCH2 | R/W | 0h | Interrupt enable for RFHWIFG.RATCH2. |
| 13 | RATCH1 | R/W | 0h | Interrupt enable for RFHWIFG.RATCH1. |
| 12 | RATCH0 | R/W | 0h | Interrupt enable for RFHWIFG.RATCH0. |
| 11 | RFESOFT2 | R/W | 0h | Interrupt enable for RFHWIFG.RFESOFT2. |
| 10 | RFESOFT1 | R/W | 0h | Interrupt enable for RFHWIFG.RFESOFT1. |
| 9 | RFESOFT0 | R/W | 0h | Interrupt enable for RFHWIFG.RFESOFT0. |
| 8 | RFEDONE | R/W | 0h | Interrupt enable for RFHWIFG.RFEDONE. |
| 7 | RESERVED | R | 0h | Reserved |
| 6 | TRCTK | R/W | 0h | Interrupt enable for RFHWIFG.TRCTK. |
| 5 | MDMSOFT | R/W | 0h | Interrupt enable for RFHWIFG.MDMSOFT. |
| 4 | MDMOUT | R/W | 0h | Interrupt enable for RFHWIFG.MDMOUT. |
| 3 | MDMIN | R/W | 0h | Interrupt enable for RFHWIFG.MDMIN. |
| 2 | MDMDONE | R/W | 0h | Interrupt enable for RFHWIFG.MDMDONE. |
| 1 | FSCA | R/W | 0h | Interrupt enable for RFHWIFG.FSCA. |
| 0 | RESERVED | R | 0h | Reserved |
RFCPEIFG is shown in #RFCORE_IG_RDBELL_RFCORE_IG_RDBELL_MAP_RDBELL_RFCORE_IG_RDBELL_ALL_RFCPEIFG_FIGURE and described in #RFCORE_IG_RDBELL_RFCORE_IG_RDBELL_MAP_RDBELL_RFCORE_IG_RDBELL_ALL_RFCPEIFG_TABLE.
Return to the Summary Table.
Interrupt Flags For Command and Packet Engine Generated Interrupts
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| INTERNAL_ERROR | BOOT_DONE | MODULES_UNLOCKED | SYNTH_NO_LOCK | IRQ27 | RX_ABORTED | RX_N_DATA_WRITTEN | RX_DATA_WRITTEN |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RX_ENTRY_DONE | RX_BUF_FULL | RX_CTRL_ACK | RX_CTRL | RX_EMPTY | RX_IGNORED | RX_NOK | RX_OK |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| IRQ15 | IRQ14 | FG_COMMAND_STARTED | COMMAND_STARTED | TX_BUFFER_CHANGED | TX_ENTRY_DONE | TX_RETRANS | TX_CTRL_ACK_ACK |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TX_CTRL_ACK | TX_CTRL | TX_ACK | TX_DONE | LAST_FG_COMMAND_DONE | FG_COMMAND_DONE | LAST_COMMAND_DONE | COMMAND_DONE |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31 | INTERNAL_ERROR | R/W | 0h | Interrupt flag 31. The command and packet engine (CPE) has observed an unexpected error. A reset of the CPE is needed. This can be done by switching the RF Core power domain off and on in PRCM:PDCTL1RFC. Write zero to clear flag. Write to one has no effect. |
| 30 | BOOT_DONE | R/W | 0h | Interrupt flag 30. The command and packet engine (CPE) boot is finished. Write zero to clear flag. Write to one has no effect. |
| 29 | MODULES_UNLOCKED | R/W | 0h | Interrupt flag 29. As part of command and packet engine (CPE) boot process, it has opened access to RF Core modules and memories. Write zero to clear flag. Write to one has no effect. |
| 28 | SYNTH_NO_LOCK | R/W | 0h | Interrupt flag 28. The phase-locked loop in frequency synthesizer has reported loss of lock. Write zero to clear flag. Write to one has no effect. |
| 27 | IRQ27 | R/W | 0h | Interrupt flag 27. Write zero to clear flag. Write to one has no effect. |
| 26 | RX_ABORTED | R/W | 0h | Interrupt flag 26. Packet reception stopped before packet was done. Write zero to clear flag. Write to one has no effect. |
| 25 | RX_N_DATA_WRITTEN | R/W | 0h | Interrupt flag 25. Specified number of bytes written to partial read Rx buffer. Write zero to clear flag. Write to one has no effect. |
| 24 | RX_DATA_WRITTEN | R/W | 0h | Interrupt flag 24. Data written to partial read Rx buffer. Write zero to clear flag. Write to one has no effect. |
| 23 | RX_ENTRY_DONE | R/W | 0h | Interrupt flag 23. Rx queue data entry changing state to finished. Write zero to clear flag. Write to one has no effect. |
| 22 | RX_BUF_FULL | R/W | 0h | Interrupt flag 22. Packet received that did not fit in Rx queue. BLE mode: Packet received that did not fit in the Rx queue. IEEE 802.15.4 mode: Frame received that did not fit in the Rx queue. Write zero to clear flag. Write to one has no effect. |
| 21 | RX_CTRL_ACK | R/W | 0h | Interrupt flag 21. BLE mode only: LL control packet received with CRC OK, not to be ignored, then acknowledgement sent. Write zero to clear flag. Write to one has no effect. |
| 20 | RX_CTRL | R/W | 0h | Interrupt flag 20. BLE mode only: LL control packet received with CRC OK, not to be ignored. Write zero to clear flag. Write to one has no effect. |
| 19 | RX_EMPTY | R/W | 0h | Interrupt flag 19. BLE mode only: Packet received with CRC OK, not to be ignored, no payload. Write zero to clear flag. Write to one has no effect. |
| 18 | RX_IGNORED | R/W | 0h | Interrupt flag 18. Packet received, but can be ignored. BLE mode: Packet received with CRC OK, but to be ignored. IEEE 802.15.4 mode: Frame received with ignore flag set. Write zero to clear flag. Write to one has no effect. |
| 17 | RX_NOK | R/W | 0h | Interrupt flag 17. Packet received with CRC error. BLE mode: Packet received with CRC error. IEEE 802.15.4 mode: Frame received with CRC error. Write zero to clear flag. Write to one has no effect. |
| 16 | RX_OK | R/W | 0h | Interrupt flag 16. Packet received correctly. BLE mode: Packet received with CRC OK, payload, and not to be ignored. IEEE 802.15.4 mode: Frame received with CRC OK. Write zero to clear flag. Write to one has no effect. |
| 15 | IRQ15 | R/W | 0h | Interrupt flag 15. Write zero to clear flag. Write to one has no effect. |
| 14 | IRQ14 | R/W | 0h | Interrupt flag 14. Write zero to clear flag. Write to one has no effect. |
| 13 | FG_COMMAND_STARTED | R/W | 0h | Interrupt flag 13. IEEE 802.15.4 mode only: A foreground radio operation command has gone into active state. |
| 12 | COMMAND_STARTED | R/W | 0h | Interrupt flag 12. A radio operation command has gone into active state. |
| 11 | TX_BUFFER_CHANGED | R/W | 0h | Interrupt flag 11. BLE mode only: A buffer change is complete after CMD_BLE_ADV_PAYLOAD. Write zero to clear flag. Write to one has no effect. |
| 10 | TX_ENTRY_DONE | R/W | 0h | Interrupt flag 10. Tx queue data entry state changed to finished. Write zero to clear flag. Write to one has no effect. |
| 9 | TX_RETRANS | R/W | 0h | Interrupt flag 9. BLE mode only: Packet retransmitted. Write zero to clear flag. Write to one has no effect. |
| 8 | TX_CTRL_ACK_ACK | R/W | 0h | Interrupt flag 8. BLE mode only: Acknowledgement received on a transmitted LL control packet, and acknowledgement transmitted for that packet. Write zero to clear flag. Write to one has no effect. |
| 7 | TX_CTRL_ACK | R/W | 0h | Interrupt flag 7. BLE mode: Acknowledgement received on a transmitted LL control packet. Write zero to clear flag. Write to one has no effect. |
| 6 | TX_CTRL | R/W | 0h | Interrupt flag 6. BLE mode: Transmitted LL control packet. Write zero to clear flag. Write to one has no effect. |
| 5 | TX_ACK | R/W | 0h | Interrupt flag 5. BLE mode: Acknowledgement received on a transmitted packet. IEEE 802.15.4 mode: Transmitted automatic ACK frame. Write zero to clear flag. Write to one has no effect. |
| 4 | TX_DONE | R/W | 0h | Interrupt flag 4. Packet transmitted. (BLE mode: A packet has been transmitted.) (IEEE 802.15.4 mode: A frame has been transmitted). Write zero to clear flag. Write to one has no effect. |
| 3 | LAST_FG_COMMAND_DONE | R/W | 0h | Interrupt flag 3. IEEE 802.15.4 mode only: The last foreground radio operation command in a chain of commands has finished. Write zero to clear flag. Write to one has no effect. |
| 2 | FG_COMMAND_DONE | R/W | 0h | Interrupt flag 2. IEEE 802.15.4 mode only: A foreground radio operation command has finished. Write zero to clear flag. Write to one has no effect. |
| 1 | LAST_COMMAND_DONE | R/W | 0h | Interrupt flag 1. The last radio operation command in a chain of commands has finished. (IEEE 802.15.4 mode: The last background level radio operation command in a chain of commands has finished.) Write zero to clear flag. Write to one has no effect. |
| 0 | COMMAND_DONE | R/W | 0h | Interrupt flag 0. A radio operation has finished. (IEEE 802.15.4 mode: A background level radio operation command has finished.) Write zero to clear flag. Write to one has no effect. |
RFCPEIEN is shown in #RFCORE_IG_RDBELL_RFCORE_IG_RDBELL_MAP_RDBELL_RFCORE_IG_RDBELL_ALL_RFCPEIEN_FIGURE and described in #RFCORE_IG_RDBELL_RFCORE_IG_RDBELL_MAP_RDBELL_RFCORE_IG_RDBELL_ALL_RFCPEIEN_TABLE.
Return to the Summary Table.
Interrupt Enable For Command and Packet Engine Generated Interrupts
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| INTERNAL_ERROR | BOOT_DONE | MODULES_UNLOCKED | SYNTH_NO_LOCK | IRQ27 | RX_ABORTED | RX_N_DATA_WRITTEN | RX_DATA_WRITTEN |
| R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RX_ENTRY_DONE | RX_BUF_FULL | RX_CTRL_ACK | RX_CTRL | RX_EMPTY | RX_IGNORED | RX_NOK | RX_OK |
| R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| IRQ15 | IRQ14 | FG_COMMAND_STARTED | COMMAND_STARTED | TX_BUFFER_CHANGED | TX_ENTRY_DONE | TX_RETRANS | TX_CTRL_ACK_ACK |
| R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TX_CTRL_ACK | TX_CTRL | TX_ACK | TX_DONE | LAST_FG_COMMAND_DONE | FG_COMMAND_DONE | LAST_COMMAND_DONE | COMMAND_DONE |
| R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h |
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31 | INTERNAL_ERROR | R/W | 1h | Interrupt enable for RFCPEIFG.INTERNAL_ERROR. |
| 30 | BOOT_DONE | R/W | 1h | Interrupt enable for RFCPEIFG.BOOT_DONE. |
| 29 | MODULES_UNLOCKED | R/W | 1h | Interrupt enable for RFCPEIFG.MODULES_UNLOCKED. |
| 28 | SYNTH_NO_LOCK | R/W | 1h | Interrupt enable for RFCPEIFG.SYNTH_NO_LOCK. |
| 27 | IRQ27 | R/W | 1h | Interrupt enable for RFCPEIFG.IRQ27. |
| 26 | RX_ABORTED | R/W | 1h | Interrupt enable for RFCPEIFG.RX_ABORTED. |
| 25 | RX_N_DATA_WRITTEN | R/W | 1h | Interrupt enable for RFCPEIFG.RX_N_DATA_WRITTEN. |
| 24 | RX_DATA_WRITTEN | R/W | 1h | Interrupt enable for RFCPEIFG.RX_DATA_WRITTEN. |
| 23 | RX_ENTRY_DONE | R/W | 1h | Interrupt enable for RFCPEIFG.RX_ENTRY_DONE. |
| 22 | RX_BUF_FULL | R/W | 1h | Interrupt enable for RFCPEIFG.RX_BUF_FULL. |
| 21 | RX_CTRL_ACK | R/W | 1h | Interrupt enable for RFCPEIFG.RX_CTRL_ACK. |
| 20 | RX_CTRL | R/W | 1h | Interrupt enable for RFCPEIFG.RX_CTRL. |
| 19 | RX_EMPTY | R/W | 1h | Interrupt enable for RFCPEIFG.RX_EMPTY. |
| 18 | RX_IGNORED | R/W | 1h | Interrupt enable for RFCPEIFG.RX_IGNORED. |
| 17 | RX_NOK | R/W | 1h | Interrupt enable for RFCPEIFG.RX_NOK. |
| 16 | RX_OK | R/W | 1h | Interrupt enable for RFCPEIFG.RX_OK. |
| 15 | IRQ15 | R/W | 1h | Interrupt enable for RFCPEIFG.IRQ15. |
| 14 | IRQ14 | R/W | 1h | Interrupt enable for RFCPEIFG.IRQ14. |
| 13 | FG_COMMAND_STARTED | R/W | 1h | Interrupt enable for RFCPEIFG.FG_COMMAND_STARTED. |
| 12 | COMMAND_STARTED | R/W | 1h | Interrupt enable for RFCPEIFG.COMMAND_STARTED. |
| 11 | TX_BUFFER_CHANGED | R/W | 1h | Interrupt enable for RFCPEIFG.TX_BUFFER_CHANGED. |
| 10 | TX_ENTRY_DONE | R/W | 1h | Interrupt enable for RFCPEIFG.TX_ENTRY_DONE. |
| 9 | TX_RETRANS | R/W | 1h | Interrupt enable for RFCPEIFG.TX_RETRANS. |
| 8 | TX_CTRL_ACK_ACK | R/W | 1h | Interrupt enable for RFCPEIFG.TX_CTRL_ACK_ACK. |
| 7 | TX_CTRL_ACK | R/W | 1h | Interrupt enable for RFCPEIFG.TX_CTRL_ACK. |
| 6 | TX_CTRL | R/W | 1h | Interrupt enable for RFCPEIFG.TX_CTRL. |
| 5 | TX_ACK | R/W | 1h | Interrupt enable for RFCPEIFG.TX_ACK. |
| 4 | TX_DONE | R/W | 1h | Interrupt enable for RFCPEIFG.TX_DONE. |
| 3 | LAST_FG_COMMAND_DONE | R/W | 1h | Interrupt enable for RFCPEIFG.LAST_FG_COMMAND_DONE. |
| 2 | FG_COMMAND_DONE | R/W | 1h | Interrupt enable for RFCPEIFG.FG_COMMAND_DONE. |
| 1 | LAST_COMMAND_DONE | R/W | 1h | Interrupt enable for RFCPEIFG.LAST_COMMAND_DONE. |
| 0 | COMMAND_DONE | R/W | 1h | Interrupt enable for RFCPEIFG.COMMAND_DONE. |
RFCPEISL is shown in #RFCORE_IG_RDBELL_RFCORE_IG_RDBELL_MAP_RDBELL_RFCORE_IG_RDBELL_ALL_RFCPEISL_FIGURE and described in #RFCORE_IG_RDBELL_RFCORE_IG_RDBELL_MAP_RDBELL_RFCORE_IG_RDBELL_ALL_RFCPEISL_TABLE.
Return to the Summary Table.
Interrupt Vector Selection For Command and Packet Engine Generated Interrupts
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| INTERNAL_ERROR | BOOT_DONE | MODULES_UNLOCKED | SYNTH_NO_LOCK | IRQ27 | RX_ABORTED | RX_N_DATA_WRITTEN | RX_DATA_WRITTEN |
| R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h |
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RX_ENTRY_DONE | RX_BUF_FULL | RX_CTRL_ACK | RX_CTRL | RX_EMPTY | RX_IGNORED | RX_NOK | RX_OK |
| R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h | R/W-1h |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| IRQ15 | IRQ14 | FG_COMMAND_STARTED | COMMAND_STARTED | TX_BUFFER_CHANGED | TX_ENTRY_DONE | TX_RETRANS | TX_CTRL_ACK_ACK |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| TX_CTRL_ACK | TX_CTRL | TX_ACK | TX_DONE | LAST_FG_COMMAND_DONE | FG_COMMAND_DONE | LAST_COMMAND_DONE | COMMAND_DONE |
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h | R/W-0h |
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31 | INTERNAL_ERROR | R/W | 1h | Select which CPU interrupt vector the RFCPEIFG.INTERNAL_ERROR interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 30 | BOOT_DONE | R/W | 1h | Select which CPU interrupt vector the RFCPEIFG.BOOT_DONE interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 29 | MODULES_UNLOCKED | R/W | 1h | Select which CPU interrupt vector the RFCPEIFG.MODULES_UNLOCKED interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 28 | SYNTH_NO_LOCK | R/W | 1h | Select which CPU interrupt vector the RFCPEIFG.SYNTH_NO_LOCK interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 27 | IRQ27 | R/W | 1h | Select which CPU interrupt vector the RFCPEIFG.IRQ27 interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 26 | RX_ABORTED | R/W | 1h | Select which CPU interrupt vector the RFCPEIFG.RX_ABORTED interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 25 | RX_N_DATA_WRITTEN | R/W | 1h | Select which CPU interrupt vector the RFCPEIFG.RX_N_DATA_WRITTEN interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 24 | RX_DATA_WRITTEN | R/W | 1h | Select which CPU interrupt vector the RFCPEIFG.RX_DATA_WRITTEN interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 23 | RX_ENTRY_DONE | R/W | 1h | Select which CPU interrupt vector the RFCPEIFG.RX_ENTRY_DONE interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 22 | RX_BUF_FULL | R/W | 1h | Select which CPU interrupt vector the RFCPEIFG.RX_BUF_FULL interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 21 | RX_CTRL_ACK | R/W | 1h | Select which CPU interrupt vector the RFCPEIFG.RX_CTRL_ACK interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 20 | RX_CTRL | R/W | 1h | Select which CPU interrupt vector the RFCPEIFG.RX_CTRL interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 19 | RX_EMPTY | R/W | 1h | Select which CPU interrupt vector the RFCPEIFG.RX_EMPTY interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 18 | RX_IGNORED | R/W | 1h | Select which CPU interrupt vector the RFCPEIFG.RX_IGNORED interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 17 | RX_NOK | R/W | 1h | Select which CPU interrupt vector the RFCPEIFG.RX_NOK interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 16 | RX_OK | R/W | 1h | Select which CPU interrupt vector the RFCPEIFG.RX_OK interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 15 | IRQ15 | R/W | 0h | Select which CPU interrupt vector the RFCPEIFG.IRQ15 interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 14 | IRQ14 | R/W | 0h | Select which CPU interrupt vector the RFCPEIFG.IRQ14 interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 13 | FG_COMMAND_STARTED | R/W | 0h | Select which CPU interrupt vector the RFCPEIFG.FG_COMMAND_STARTED interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 12 | COMMAND_STARTED | R/W | 0h | Select which CPU interrupt vector the RFCPEIFG.COMMAND_STARTED interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 11 | TX_BUFFER_CHANGED | R/W | 0h | Select which CPU interrupt vector the RFCPEIFG.TX_BUFFER_CHANGED interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 10 | TX_ENTRY_DONE | R/W | 0h | Select which CPU interrupt vector the RFCPEIFG.TX_ENTRY_DONE interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 9 | TX_RETRANS | R/W | 0h | Select which CPU interrupt vector the RFCPEIFG.TX_RETRANS interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 8 | TX_CTRL_ACK_ACK | R/W | 0h | Select which CPU interrupt vector the RFCPEIFG.TX_CTRL_ACK_ACK interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 7 | TX_CTRL_ACK | R/W | 0h | Select which CPU interrupt vector the RFCPEIFG.TX_CTRL_ACK interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 6 | TX_CTRL | R/W | 0h | Select which CPU interrupt vector the RFCPEIFG.TX_CTRL interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 5 | TX_ACK | R/W | 0h | Select which CPU interrupt vector the RFCPEIFG.TX_ACK interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 4 | TX_DONE | R/W | 0h | Select which CPU interrupt vector the RFCPEIFG.TX_DONE interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 3 | LAST_FG_COMMAND_DONE | R/W | 0h | Select which CPU interrupt vector the RFCPEIFG.LAST_FG_COMMAND_DONE interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 2 | FG_COMMAND_DONE | R/W | 0h | Select which CPU interrupt vector the RFCPEIFG.FG_COMMAND_DONE interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 1 | LAST_COMMAND_DONE | R/W | 0h | Select which CPU interrupt vector the RFCPEIFG.LAST_COMMAND_DONE interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
| 0 | COMMAND_DONE | R/W | 0h | Select which CPU interrupt vector the RFCPEIFG.COMMAND_DONE interrupt should use.
0h = Associate this interrupt line with INT_RF_CPE0 interrupt vector 1h = Associate this interrupt line with INT_RF_CPE1 interrupt vector |
RFACKIFG is shown in #RFCORE_IG_RDBELL_RFCORE_IG_RDBELL_MAP_RDBELL_RFCORE_IG_RDBELL_ALL_RFACKIFG_FIGURE and described in #RFCORE_IG_RDBELL_RFCORE_IG_RDBELL_MAP_RDBELL_RFCORE_IG_RDBELL_ALL_RFACKIFG_TABLE.
Return to the Summary Table.
Doorbell Command Acknowledgement Interrupt Flag
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| RESERVED | |||||||
| R-0h | |||||||
| 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||
| R-0h | |||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| RESERVED | |||||||
| R-0h | |||||||
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RESERVED | ACKFLAG | ||||||
| R-0h | R/W-0h | ||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31-1 | RESERVED | R | 0h | Reserved |
| 0 | ACKFLAG | R/W | 0h | Interrupt flag for Command ACK |
SYSGPOCTL is shown in #RFCORE_IG_RDBELL_RFCORE_IG_RDBELL_MAP_RDBELL_RFCORE_IG_RDBELL_ALL_SYSGPOCTL_FIGURE and described in #RFCORE_IG_RDBELL_RFCORE_IG_RDBELL_MAP_RDBELL_RFCORE_IG_RDBELL_ALL_SYSGPOCTL_TABLE.
Return to the Summary Table.
RF Core General Purpose Output Control
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| RESERVED | |||||||||||||||
| R-0h | |||||||||||||||
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPOCTL3 | GPOCTL2 | GPOCTL1 | GPOCTL0 | ||||||||||||
| R/W-0h | R/W-0h | R/W-0h | R/W-0h | ||||||||||||
| Bit | Field | Type | Reset | Description |
|---|---|---|---|---|
| 31-16 | RESERVED | R | 0h | Reserved |
| 15-12 | GPOCTL3 | R/W | 0h | RF Core GPO control bit 3. Selects which signal to output on the RF Core GPO line 3.
0h = CPE GPO line 0 1h = CPE GPO line 1 2h = CPE GPO line 2 3h = CPE GPO line 3 4h = MCE GPO line 0 5h = MCE GPO line 1 6h = MCE GPO line 2 7h = MCE GPO line 3 8h = RFE GPO line 0 9h = RFE GPO line 1 Ah = RFE GPO line 2 Bh = RFE GPO line 3 Ch = RAT GPO line 0 Dh = RAT GPO line 1 Eh = RAT GPO line 2 Fh = RAT GPO line 3 |
| 11-8 | GPOCTL2 | R/W | 0h | RF Core GPO control bit 2. Selects which signal to output on the RF Core GPO line 2.
0h = CPE GPO line 0 1h = CPE GPO line 1 2h = CPE GPO line 2 3h = CPE GPO line 3 4h = MCE GPO line 0 5h = MCE GPO line 1 6h = MCE GPO line 2 7h = MCE GPO line 3 8h = RFE GPO line 0 9h = RFE GPO line 1 Ah = RFE GPO line 2 Bh = RFE GPO line 3 Ch = RAT GPO line 0 Dh = RAT GPO line 1 Eh = RAT GPO line 2 Fh = RAT GPO line 3 |
| 7-4 | GPOCTL1 | R/W | 0h | RF Core GPO control bit 1. Selects which signal to output on the RF Core GPO line 1.
0h = CPE GPO line 0 1h = CPE GPO line 1 2h = CPE GPO line 2 3h = CPE GPO line 3 4h = MCE GPO line 0 5h = MCE GPO line 1 6h = MCE GPO line 2 7h = MCE GPO line 3 8h = RFE GPO line 0 9h = RFE GPO line 1 Ah = RFE GPO line 2 Bh = RFE GPO line 3 Ch = RAT GPO line 0 Dh = RAT GPO line 1 Eh = RAT GPO line 2 Fh = RAT GPO line 3 |
| 3-0 | GPOCTL0 | R/W | 0h | RF Core GPO control bit 0. Selects which signal to output on the RF Core GPO line 0.
0h = CPE GPO line 0 1h = CPE GPO line 1 2h = CPE GPO line 2 3h = CPE GPO line 3 4h = MCE GPO line 0 5h = MCE GPO line 1 6h = MCE GPO line 2 7h = MCE GPO line 3 8h = RFE GPO line 0 9h = RFE GPO line 1 Ah = RFE GPO line 2 Bh = RFE GPO line 3 Ch = RAT GPO line 0 Dh = RAT GPO line 1 Eh = RAT GPO line 2 Fh = RAT GPO line 3 |