SWRZ089C December 2018 – December 2020 AWR1843
Spurious RX DMA REQ From a Slave Mode MibSPI
AWR1843 ES1.0
A spurious DMA request could be generated even when the SPI slave is not transferring data in the following condition sequence:
The above sequence triggers a false request pulse on the Receive DMA Request as soon as the SPIEN bit is cleared from '1' to '0'.
Whenever disabling the SPI, by clearing the SPIEN bit (SPIGCR1.24), first clear the DMAREQEN bit (SPIINT0.16) to '0', and then, clear the SPIEN bit.