SWRZ127A February 2022 – June 2022 CC2651R3SIPA
PRODUCTION DATA
Software can hang when reading the ADC FIFO if a single manual ADC trigger is generated immediately after the ADC is enabled
Revision B
There is no dedicated clock source selection for the ADC clock. The clock is derived from either XOSC_HF or RCOSC_HF, but defaults to XOSC_HF-derived clock whenever this is turned on.
When the ADC clock source is switched from RCOSC_HF to XOSC_HF-derived clock, the clock will stop for 2 cycles (24 MHz).
When the ADC clock source is switched from XOSC_HF-derived clock to RCOSC_HF-derived clock, the clock will stop for additionally 12 clock cycles, as the RCOSC_HF-derived clock is not ready when switch is done.
The additional 12 clock cycles introduces a race between trigger-event and ADC trigger-detector to get out of reset.
TI software adds a short delay at the end of the function that enables the ADC.
Ensure that XOSC_HF is not turned on or off while the ADC is used.