SWRZ130B september   2022  – june 2023 CC2674P10

PRODUCTION DATA  

  1.   1
  2.   Abstract
  3.   Trademarks
  4. 1Advisories Matrix
  5. 2Nomenclature, Package Symbolization, and Revision Identification
    1. 2.1 Device and Development Support-Tool Nomenclature
    2. 2.2 Devices Supported
    3. 2.3 Package Symbolization and Revision Identification
  6. 3Advisories
    1.     Radio_01
    2.     Radio_02
    3. 3.1 Radio_05
    4.     Power_03
    5.     PKA_01
    6.     PKA_02
    7.     I2C_01
    8.     I2S_01
    9.     CPU_Sys_01
    10.     Sys_01
    11. 3.2 Sys_06
    12.     SYSCTRL_01
    13.     IOC_01
    14.     ADC_02
  7. 4Revision History

I2C_01

I2C Module Controller Status Bit is Set Late

Revisions Affected:

Revision B

Details:

The I2C.MSTAT[0] bit is not set immediately after writing to the I2C.MCTRL register. This can lead an I2C controller to believe it is no longer busy and continuing to write data.

Workaround:

Add four NOPs between writing to the MCTRL register and polling the MSTAT register.

The workaround is implemented in the TI-provided I2C Controller driver (I2CCC26XX.c) and in the I2C driver Library APIs (driverlib/i2c.c).

The workaround is available in all Software Development Kit (SDK) versions.