SWRZ153 November 2023 CC1312PSIP
Resets Occurring in a Specific 2-MHz Period During Initial Power Up are Incorrectly Reported
Revision F
If a reset occurs in a specific 2-MHz period during initial power-up (boot), the reset source in AON_PMCTL.RESETCTL.RESET_SRC is reported as PWR_ON regardless of the reset source. This means that there is a window of 0.5 μs during boot where a reset can be incorrectly reported.
None